Kořenek et al., 2010 - Google Patents
Nfa split architecture for fast regular expression matchingKořenek et al., 2010
- Document ID
- 11222713270718226178
- Author
- Kořenek J
- Košař V
- Publication year
- Publication venue
- Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
External Links
Snippet
Many hardware architectures have been designed to accelerate regular expression matching in network security devices, but most of them can achieve high throughput only for strings or small sets of regular expressions. We propose new NFA Split architecture which …
- 230000014509 gene expression 0 title abstract description 13
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/14—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic
- H04L63/1408—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic by monitoring network traffic
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0816—Key establishment, i.e. cryptographic processes or cryptographic protocols whereby a shared secret becomes available to two or more parties, for subsequent use
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/55—Detecting local intrusion or implementing counter-measures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/28—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication using particular encryption algorithm
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
- H04L9/3236—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using cryptographic hash functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup or address filtering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/60—Protecting data
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yoo et al. | Secure keyed hashing on programmable switches | |
Daoud et al. | Analysis of black hole router attack in network-on-chip | |
Thinh et al. | A FPGA-based deep packet inspection engine for network intrusion detection system | |
Agrawal et al. | Reusable garbled deterministic finite automata from learning with errors | |
Madhusudan et al. | Design of a system for real-time worm detection | |
Kořenek et al. | Nfa split architecture for fast regular expression matching | |
Kumar et al. | Architecture of Network‐on‐Chip (NoC) for Secure Data Routing Using 4‐H Function of Improved TACIT Security Algorithm | |
Niu et al. | A configurable IPSec processor for high performance in-line security network processor | |
Sreehari et al. | A review on fpga implementation of lightweight cryptography for wireless sensor network | |
Shila et al. | FIDES: Enhancing trust in reconfigurable based hardware systems | |
Danczul et al. | Cuteforce analyzer: A distributed bruteforce attack on pdf encryption with gpus and fpgas | |
Roan et al. | Shift-or circuit for efficient network intrusion detection pattern matching | |
Singh et al. | Proffering secure energy aware network-on-chip (Noc) using incremental cryptogine | |
Korenek et al. | Efficient mapping of nondeterministic automata to FPGA for fast regular expression matching | |
Li et al. | Binary-tree-based high speed packet classification system on FPGA | |
Mondal et al. | Efficient architecture design for the AES-128 algorithm on embedded systems | |
Košar et al. | Multi-stride NFA-split architecture for regular expression matching using FPGA | |
Wolf et al. | Securing network processors with high-performance hardware monitors | |
Madhusudan et al. | A hardware-accelerated system for real-time worm detection | |
Niu et al. | A 10 Gbps in-line network security processor based on configurable hetero-multi-cores | |
Biswas | Source authentication techniques for network-on-chip router configuration packets | |
Keni et al. | Design and implementation of hardware firewall using FPGA | |
Pamuła et al. | Securing video stream captured in real time | |
Sayed et al. | Split-n-Swap: A New Modification of the Twofish Block Cipher Algorithm | |
Koar et al. | Towards efficient field programmable pattern matching array |