Nothing Special   »   [go: up one dir, main page]

Kakarountas et al., 2002 - Google Patents

Confronting violations of the TSCG (T) in low-power design

Kakarountas et al., 2002

Document ID
11251915052524694470
Author
Kakarountas A
Papadomanolakis K
Nikolaidis S
Soudris D
Goutis C
Publication year
Publication venue
2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No. 02CH37353)

External Links

Snippet

The degradation of the Totally Self-Checking Goal (TSCG) on Totally Self-Checking (TSC) units caused by the application of low-power techniques is explored. The function TSCG (t) is used as a vehicle to study the effect of the input activity on the network of the TSC …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Saposhnikov et al. A new design method for self-checking unidirectional combinational circuits
Kshirsagar et al. Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits
Ebrahimi et al. Low-cost scan-chain-based technique to recover multiple errors in TMR systems
Mariani et al. Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508
Lo Novel area-time efficient static cmos totally self-checking comparator
US20180364298A1 (en) System and method for formal circuit verification
Wang et al. On probability of detection lossless concurrent error detection based on implications
Favalli et al. Online testing approach for very deep-submicron ICs
Kakarountas et al. Confronting violations of the TSCG (T) in low-power design
Davis et al. Achieving low-overhead fault tolerance for parallel accelerators with dynamic partial reconfiguration
Cuenca-Asensi et al. Soft core based embedded systems in critical aerospace applications
Metra et al. Compact and low power on-line self-testing voting scheme
EP0319183B1 (en) Parity regeneration self-checking
Chonnad et al. A quantitative approach to SoC functional safety analysis
Valadimas et al. Effective timing error tolerance in flip-flop based core designs
Lavanyashree et al. Design of fault injection technique for VLSI digital circuits
Kakarountas et al. Degradation of Reliability of Digital Electronic Equipment Over Time and Redundant Hardware-based Solutions
Mach et al. Interface Protection Against Transient Faults
Chen et al. Reliable data path design of VLIW processor cores with comprehensive error-coverage assessment
Floros et al. The time dilation scan architecture for timing error detection and correction
Schoof et al. Fault-tolerant ASIC design for high system dependability
Lo et al. Towards an adaptable bit-width NMR voter for multiple error masking
Lo Analysis of a BICS-only concurrent error detection method
Sanda The concern for soft errors is not overblown
Bohl et al. On-chip I/sub DDQ/testing in the AE11 fail-stop controller