Nothing Special   »   [go: up one dir, main page]

Matsunawa et al., 2012 - Google Patents

Generator of predictive verification pattern using vision system based on higher-order local autocorrelation

Matsunawa et al., 2012

Document ID
1093969469154154668
Author
Matsunawa T
Maeda S
Ichikawa H
Nojima S
Tanaka S
Mimotogi S
Nosato H
Sakanashi H
Murakawa M
Takahashi E
Publication year
Publication venue
Optical Microlithography XXV

External Links

Snippet

Although lithography conditions, such as NA, illumination condition, resolution enhancement technique (RET), and material stack on wafer, have been determined to obtain hotspot-free wafer images, hotspots are still often found on wafers. This is because the lithography …
Continue reading at www.spiedigitallibrary.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T11/00—2D [Two Dimensional] image generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement
    • G06T2207/30—Subject of image; Context of image processing
    • G06T2207/30108—Industrial image inspection

Similar Documents

Publication Publication Date Title
US9798853B2 (en) Increasing manufacturing yield of integrated circuits by modifying original design layout using location specific constraints
US9418199B2 (en) Method and apparatus for extracting systematic defects
US8745554B2 (en) Practical approach to layout migration
US10860769B2 (en) Method and system for integrated circuit design with on-chip variation and spatial correlation
US20150110384A1 (en) Image inspection method of die to database
Tam et al. Systematic defect identification through layout snippet clustering
Lippmann et al. Verification of physical designs using an integrated reverse engineering flow for nanoscale technologies
US9898567B2 (en) Automatic layout modification tool with non-uniform grids
US8938695B1 (en) Signature analytics for improving lithographic process of manufacturing semiconductor devices
US8775979B2 (en) Failure analysis using design rules
US20140214192A1 (en) Apparatus For Design-Based Manufacturing Optimization In Semiconductor Fab
US20190384885A1 (en) Integrated circuit (ic) design systems and methods using single-pin imaginary devices
US8509517B2 (en) Method and system for systematic defect identification
JP6834602B2 (en) Data generation method, data generation device and data generation program
Matsunawa et al. Generator of predictive verification pattern using vision system based on higher-order local autocorrelation
US20180349545A1 (en) Methodology for pattern density optimization
Yoo et al. OPC verification and hotspot management for yield enhancement through layout analysis
US20220309222A1 (en) Semiconductor layout context around a point of interest
US8831333B2 (en) Mask pattern analysis apparatus and method for analyzing mask pattern
US8375342B1 (en) Method and mechanism for implementing extraction for an integrated circuit design
CN114730354A (en) Network-based wafer inspection
US9514258B2 (en) Generation of memory structural model based on memory layout
JP2023517549A (en) Defect pattern extraction device to be inspected, extraction method, and storage medium
Liang et al. A General and Automatic Cell Layout Generation Framework With Implicit Learning on Design Rules
Lafferty et al. Practical DTCO through design/patterning exploration