Nothing Special   »   [go: up one dir, main page]

Aladwany et al., 2016 - Google Patents

Architectural Design and Implementation of Bit Error Rate Tester on FPGA

Aladwany et al., 2016

View PDF
Document ID
10152142670899070412
Author
Aladwany M
Alsaegh Z
Publication year
Publication venue
American Scientific Research Journal for Engineering, Technology, and Sciences (ASRJETS)

External Links

Snippet

FPGAs have witnessed an increased use of dedicated communication interfaces. With their increased use, it is becoming critical to test and properly characterize all such interfaces. Bit error rate (BER) characteristic is one of the basic measures of the performance of any digital …
Continue reading at core.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation
    • H04L1/242—Testing correct operation by comparing a transmitted test signal with a locally generated replica
    • H04L1/244—Testing correct operation by comparing a transmitted test signal with a locally generated replica test sequence generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/001—Modulated-carrier systems using chaotic signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/26—Monitoring arrangements; Testing arrangements
    • H04L12/2697—Testing equipment; Routine testing

Similar Documents

Publication Publication Date Title
Gopal et al. An FPGA implementation of on chip UART testing with BIST techniques
Sunter et al. On-chip digital jitter measurement, from megahertz to gigahertz
CN108717353B (en) True random number generation method and device with detection and correction functions
US20120293354A1 (en) Bit sequence generation apparatus and bit sequence generation method
Fan et al. BER testing of communication interfaces
Park et al. Polynomial model-based eye diagram estimation methods for LFSR-based bit streams in PRBS test and scrambling
US7079612B2 (en) Fast bit-error-rate (BER) test
CN109739715B (en) Fault detection method and device
Aladwany et al. Architectural Design and Implementation of Bit Error Rate Tester on FPGA
JP4061294B2 (en) Self-synchronous pseudo-random bit sequence checker
KR100872861B1 (en) Method for testing bit error rates in prbs pattern
CN106777506A (en) A kind of jitter toleration emulation verification method of clock data recovery circuit
Fan et al. A versatile high speed bit error rate testing scheme
US20170192830A1 (en) High-speed pseudo-random bit sequence (prbs) pattern generator, error detector and error counter
US7165195B2 (en) Method, system, and apparatus for bit error capture and analysis for serial interfaces
Bibin et al. Implementation of UART with BIST Technique in FPGA
Sastry et al. HDL design architecture for compatible multichannel multi-frequency rate serial bit error rate tester (BERT) ASIC IP core for testing of high speed wireless system products/applications
Viveros-Wacher et al. Fast jitter tolerance testing for high-speed serial links in post-silicon validation
Ahmed et al. Behavioral test benches for digital clock and data recovery circuits using Verilog-A
Viveros-Wacher et al. Jitter tolerance acceleration using the golden section optimization technique
Khan Power Optimization of Linear Feedback Shift Register Using Clock Gating
Zhu et al. Design of a Bit Error Ratio Testing and Error Correction System Based on High-Speed Serial Interface
US12068802B1 (en) All-digital cross-channel coupling measurement
Xiao et al. A low-latency, low-overhead encoder for data transmission in the ATLAS Liquid Argon Calorimeter trigger upgrade
US20220188203A1 (en) Method and architecture for serial link characterization by arbitrary size pattern generator