Sesta et al., 2018 - Google Patents
A novel sub-10 ps resolution TDC for CMOS SPAD arraySesta et al., 2018
View PDF- Document ID
- 10055488804301285681
- Author
- Sesta V
- Villa F
- Conca E
- Tosi A
- Publication year
- Publication venue
- 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
External Links
Snippet
In this work, we present a novel Time-to-Digital Converter (TDC) for single-chip integration in Single-Photon Avalanche-Diode (SPAD) array and digital Silicon Photomultiplier (SiPM). Such novel detector-timing electronics combination will be suitable for Time-Correlated …
- 238000006243 chemical reaction 0 abstract description 18
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
- H03M1/56—Input signal compared with linear ramp
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Tancock et al. | A review of new time-to-digital conversion techniques | |
Markovic et al. | A high-linearity, 17 ps precision time-to-digital converter based on a single-stage vernier delay loop fine interpolation | |
CN110045591B (en) | Using time-to-digital converters with cyclic delay | |
US9639063B2 (en) | Time to digital converter and applications thereof | |
US9529336B2 (en) | Analog to digital converter compatible with image sensor readout | |
Portaluppi et al. | 32× 32 CMOS SPAD imager for gated imaging, photon timing, and photon coincidence | |
Sesta et al. | A novel sub-10 ps resolution TDC for CMOS SPAD array | |
KR101082415B1 (en) | Hierarchical Time to Digital Converter | |
Zhang et al. | A high linearity TDC with a united-reference fractional counter for LiDAR | |
WO2007054902A1 (en) | Integrating analog to digital converter | |
US20200174427A1 (en) | Time-to-digital conversion circuitry | |
Keränen et al. | 256$\times $ TDC Array With Cyclic Interpolators Based on Calibration-Free $2 {\times} $ Time Amplifier | |
US11782393B2 (en) | Time to digital conversion | |
Jansson et al. | Enhancing nutt-based time-to-digital converter performance with internal systematic averaging | |
Perktold et al. | A fine time-resolution (≪ 3 ps-rms) time-to-digital converter for highly integrated designs | |
Gao et al. | Integrated high-resolution multi-channel time-to-digital converters (tdcs) for pet imaging | |
Markovic et al. | Smart-pixel with SPAD detector and time-to-digital converter for time-correlated single photon counting | |
Tancock et al. | Temperature characterisation of the DSP delay line | |
Malass et al. | 10-ps Resolution hybrid time to digital converter in a 0.18 μm CMOS technology | |
Abdallah et al. | High Resolution Time-to-digital Converter for PET Imaging | |
Wu et al. | A wide dynamic range and low bit error pixel TDC suitable for array application | |
Duan et al. | A 15ps resolution time-to-digital converter with on-chip PLL counting for LiDAR multi-object sensors | |
Vornicu et al. | Wide range 8ps incremental resolution time interval generator based on FPGA technology | |
Tong et al. | A Two-Step Resolution-Reconfigurable Time-to-Digital Converter Using SAR ADC | |
Deng et al. | A high-precision coarse-fine time-to-digital converter with the analog-digital hybrid interpolation |