Yasin et al., 2017 - Google Patents
Testing the trustworthiness of IC testing: An oracle-less attack on IC camouflagingYasin et al., 2017
View PDF- Document ID
- 9865738540073339836
- Author
- Yasin M
- Sinanoglu O
- Rajendran J
- Publication year
- Publication venue
- IEEE Transactions on Information Forensics and Security
External Links
Snippet
Test of integrated circuits (ICs) is essential to ensure their quality; the test is meant to prevent defective and out-of-spec ICs from entering into the supply chain. The test is conducted by comparing the observed IC output with the expected test responses for a set of test patterns; …
- 230000004044 response 0 abstract description 43
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318385—Random or pseudo-random test pattern
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
- G06F21/577—Assessing vulnerabilities and evaluating computer system security
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/55—Detecting local intrusion or implementing counter-measures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yasin et al. | Testing the trustworthiness of IC testing: An oracle-less attack on IC camouflaging | |
Guin et al. | Robust design-for-security architecture for enabling trust in IC manufacturing and test | |
Subramanyan et al. | Evaluating the security of logic encryption algorithms | |
Amir et al. | Development and evaluation of hardware obfuscation benchmarks | |
Da Rolt et al. | Test versus security: Past and present | |
Plaza et al. | Solving the third-shift problem in IC piracy with test-aware logic locking | |
Bhunia et al. | Hardware Trojan attacks: Threat analysis and countermeasures | |
Tehranipoor et al. | Trustworthy hardware: Trojan detection and design-for-trust challenges | |
Kitsos et al. | Exciting FPGA cryptographic Trojans using combinatorial testing | |
Contreras et al. | Security vulnerability analysis of design-for-test exploits for asset protection in SoCs | |
Arribas et al. | Cryptographic fault diagnosis using VerFI | |
Shakya et al. | Introduction to hardware obfuscation: Motivation, methods and evaluation | |
Knechtel et al. | Towards secure composition of integrated circuits and electronic systems: On the role of EDA | |
Dupuis et al. | New testing procedure for finding insertion sites of stealthy hardware Trojans | |
Karmakar et al. | Efficient key-gate placement and dynamic scan obfuscation towards robust logic encryption | |
Kochte et al. | Specification and verification of security in reconfigurable scan networks | |
Karmakar et al. | Hardware IP protection using logic encryption and watermarking | |
Kitsos et al. | Towards a hardware Trojan detection methodology | |
Kareem et al. | Physical unclonable functions based hardware obfuscation techniques: a state of the art | |
Elnaggar et al. | Security against data-sniffing and alteration attacks in IJTAG | |
Saha et al. | Testability based metric for hardware trojan vulnerability assessment | |
Rajendran et al. | Logic encryption | |
Nejat et al. | Facilitating side channel analysis by obfuscation for Hardware Trojan detection | |
Alanwar et al. | Dynamic fpga detection and protection of hardware trojan: A comparative analysis | |
Limaye et al. | RESCUE: Resilient, scalable, high-corruption, compact-key-set locking framework |