Nothing Special   »   [go: up one dir, main page]

Fu et al., 2009 - Google Patents

On hamming product codes with type-II hybrid ARQ for on-chip interconnects

Fu et al., 2009

Document ID
9718868687059932223
Author
Fu B
Ampadu P
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

We present hardware performance analyses of Hamming product codes combined with type- II hybrid automatic repeat request (HARQ), for on-chip interconnects. Input flit width and the number of rows in the product code message are investigated for their impact on the number …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2909—Product codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Similar Documents

Publication Publication Date Title
Fu et al. On hamming product codes with type-II hybrid ARQ for on-chip interconnects
Saiz-Adalid et al. MCU tolerance in SRAMs through low-redundancy triple adjacent error correction
Reviriego et al. A method to construct low delay single error correction codes for protecting data bits only
Yu et al. Adaptive error control for NoC switch-to-switch links in a variable noise environment
Dutta et al. Reliable network-on-chip using a low cost unequal error protection code
Fu et al. Error control for network-on-chip links
Ibrahim et al. An energy efficient and low overhead fault mitigation technique for internet of thing edge devices reliable on‐chip communication
Yu et al. Transient and permanent error co-management method for reliable networks-on-chip
US8375269B2 (en) Data transmission system and method of correcting an error in parallel data paths of a data transmission system
Gul et al. Joint crosstalk aware burst error fault tolerance mechanism for reliable on-chip communication
Maheswari et al. Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links
Wang et al. Reliable and secure memories based on algebraic manipulation correction codes
Dang et al. Parity-based ECC and mechanism for detecting and correcting soft errors in on-chip communication
Engelberg et al. A comment on the Karpovsky–Taubin code
Demirci et al. Implementing double error correction orthogonal Latin squares codes in SRAM-based FPGAs
Fu et al. Burst error detection hybrid ARQ with crosstalk-delay reduction for reliable on-chip interconnects
US8347169B1 (en) System and method for encoding using common partial parity products
Fu et al. An energy-efficient multiwire error control scheme for reliable on-chip interconnects using Hamming product codes
Maheswari et al. Enhanced low complex double error correction coding with crosstalk avoidance for reliable on-chip interconnection link
Wang et al. Multiple continuous error correct code for high performance network-on-chip
Chennakesavulu et al. Improved performance of error controlling codes using pass transistor logic
Khorasani et al. Analyzing area penalty of 32-Bit fault tolerant ALU using BCH code
Himaja et al. Multi-bit low redundancy error control with parity sharing for NoC interconnects
Fu et al. Error control combining Hamming and product codes for energy efficient nanoscale on-chip interconnects
Lakshmi et al. Proficient matrix codes for NOC applications