Nothing Special   »   [go: up one dir, main page]

Bishnoi et al., 2014 - Google Patents

Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM

Bishnoi et al., 2014

View PDF
Document ID
9672560728550677730
Author
Bishnoi R
Ebrahimi M
Oboril F
Tahoori M
Publication year
Publication venue
2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)

External Links

Snippet

Spin Transfer Torque (STT) memory is an emerging and promising non-volatile storage technology. However, the high write current is still a major challenge which leads to a huge power consumption of the memory. Due to an inherent torque asymmetry of the Magnetic …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell

Similar Documents

Publication Publication Date Title
Bishnoi et al. Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM
Bishnoi et al. Avoiding unnecessary write operations in STT-MRAM for low power implementation
Chabi et al. Ultra low power magnetic flip-flop based on checkpointing/power gating and self-enable mechanisms
Bishnoi et al. Read disturb fault detection in STT-MRAM
Bishnoi et al. Improving write performance for STT-MRAM
Chen et al. A 130 nm 1.2 V/3.3 V 16 Kb spin-transfer torque random access memory with nondestructive self-reference sensing scheme
Suzuki et al. Cost-efficient self-terminated write driver for spin-transfer-torque RAM and logic
Zheng et al. Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring
Bishnoi et al. Self-timed read and write operations in STT-MRAM
US9224446B2 (en) Multi-port memory circuit, accessing method and compiler
TWI727350B (en) Memory device and method of driving write current
Wang et al. Enabling high-performance LPDDRx-compatible MRAM
Sun et al. A dual-mode architecture for fast-switching STT-RAM
Endoh Nonvolatile logic and memory devices based on spintronics
Roussel et al. Cmos/stt-mram based ascon lwc: A power efficient hardware implementation
Usami et al. Energy efficient write verify and retry scheme for MTJ based flip-flop and application
Nair et al. VAET-STT: A variation aware estimator tool for STT-MRAM based memories
Sun et al. From device to system: Cross-layer design exploration of racetrack memory
Wang et al. A 1.0 V 45nm nonvolatile magnetic latch design and its robustness analysis
Xue et al. ODESY: A novel 3T-3MTJ cell design with optimized area density, scalability and latency
Arcaro et al. Integration of STT-MRAM model into CACTI simulator
Bishnoi et al. Low-power multi-port memory architecture based on spin orbit torque magnetic devices
Janesky et al. Device performance in a fully functional 800MHz DDR3 spin torque magnetic random access memory
US20200192675A1 (en) Memristor based multithreading
Faraji et al. DUSTER: Dual source write termination method for STT-RAM memories