Chen et al., 1995 - Google Patents
Short channel enhanced degradation during discharge of flash EEPROM memory cellChen et al., 1995
- Document ID
- 9592522917421004469
- Author
- Chen J
- Hsu J
- Luan S
- Tang Y
- Liu D
- Haddad S
- Chang C
- Longcor S
- Lien J
- Publication year
- Publication venue
- Proceedings of International Electron Devices Meeting
External Links
Snippet
A new mode of channel length dependent degradation due to band-to-band tunneling current during the discharge of short channel flash memory device is discussed. The degradation is due to the holes created by band-to-band tunneling current and accelerated …
- 230000015556 catabolic process 0 title abstract description 29
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
- G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3404—Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
- G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/107—Programming all cells in an array, sector or block to the same state prior to flash erasing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. MNOS, SNOS
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/40—Electrodes; Multistep manufacturing processes therefor
- H01L29/43—Electrodes; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/516—Insulating materials associated therewith with at least one ferroelectric layer
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5467306A (en) | Method of using source bias to increase threshold voltages and/or to correct for over-erasure of flash eproms | |
JP3211146B2 (en) | Method of programming non-volatile memory | |
Cappelletti et al. | Failure mechanisms of Flash cell in program/erase cycling | |
Esseni et al. | Trading-off programming speed and current absorption in flash memories with the ramped-gate programming technique | |
US7881112B2 (en) | Program and erase methods with substrate transient hot carrier injections in a non-volatile memory | |
US5905674A (en) | Nonvolatile memory and method of programming the same | |
JP3284358B2 (en) | Non-volatile memory device | |
JP3869891B2 (en) | Floating gate memory cell programming method | |
JP2005506653A (en) | Method for erasing a memory cell | |
EP0520505B1 (en) | Nonvolatile semiconductor memory device and its operating method | |
JPH07320490A (en) | Method about programming of floating-gate memory cell | |
US3909806A (en) | Analogue memory device | |
JPS5894196A (en) | Memory device | |
US7746715B2 (en) | Erase and read schemes for charge trapping non-volatile memories | |
KR980011498A (en) | How to program non-volatile memory | |
US6778442B1 (en) | Method of dual cell memory device operation for improved end-of-life read margin | |
US5481494A (en) | Method for tightening VT distribution of 5 volt-only flash EEPROMS | |
US6473342B2 (en) | Methods of operating split-gate type non-volatile memory cells | |
Modelli | Reliability of thin dielectric for non-volatile applications | |
US6760270B2 (en) | Erase of a non-volatile memory | |
US5650964A (en) | Method of inhibiting degradation of ultra short channel charge-carrying devices during discharge | |
Chen et al. | Short channel enhanced degradation during discharge of flash EEPROM memory cell | |
Gotou | New operation mode for stacked-gate flash memory cell | |
JPH08124391A (en) | Writing method for semiconductor memory device | |
Candeller et al. | Hot carrier self convergent programming method for multi-level Flash cell memory |