Nothing Special   »   [go: up one dir, main page]

Sun et al., 2014 - Google Patents

An area-efficient 4/8/16/32-point inverse DCT architecture for UHDTV HEVC decoder

Sun et al., 2014

View PDF
Document ID
9344452005078603720
Author
Sun H
Zhou D
Zhu J
Kimura S
Goto S
Publication year
Publication venue
2014 IEEE Visual Communications and Image Processing Conference

External Links

Snippet

This paper presents a new VLSI architecture for HEVC inverse discrete cosine transform (TDCT). Compared to prior arts, this work reduces hardware cost by: reducing computational logic of 1-D IDCTs with a reordered parallel-in serial-out (RPISO) scheme that shares the …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation

Similar Documents

Publication Publication Date Title
US11870881B2 (en) Method of operation for a configurable number theoretic transform (NTT) butterfly circuit for homomorphic encryption
Shen et al. A unified 4/8/16/32-point integer IDCT architecture for multiple video coding standards
US9665540B2 (en) Video decoder with a programmable inverse transform unit
Sun et al. An area-efficient 4/8/16/32-point inverse DCT architecture for UHDTV HEVC decoder
Chen et al. A high performance video transform engine by using space-time scheduling strategy
Tikekar et al. Energy and area-efficient hardware implementation of HEVC inverse transform and dequantization
Darji et al. Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform
Darji et al. High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
US9378186B2 (en) Data processing apparatus and method for performing a transform between spatial and frequency domains when processing video data
Sun et al. A low-cost VLSI architecture of multiple-size IDCT for H. 265/HEVC
Ang et al. 2-D DWT system architecture for image compression
Dong et al. A 1920× 1080 129fps 4.3 pJ/pixel Stereo-Matching Processor for Pico Aerial Vehicles
Zhang et al. Hardware architecture design of block-matching and 3D-filtering denoising algorithm
CN108184127A (en) A kind of configurable more dimension D CT mapping hardware multiplexing architectures
Hegde et al. A parallel 3-D discrete wavelet transform architecture using pipelined lifting scheme approach for video coding
Lee et al. A cost-effective MPEG-4 shape-adaptive DCT with auto-aligned transpose memory organization
Divya et al. Design and Implementation of Space-Time Scheduling Algorithm for High Image Resolution Using FPGA
Guo et al. A deeply-pipelined FPGA-based SpMV accelerator with a hardware-friendly storage scheme
Lin et al. High performance architecture for unified forward and inverse transform of HEVC
Zhang et al. A low area pipelined 2-D DCT architecture for JPEG encoder
KUMAR et al. Area and Power Optimal Implementation of 2D-CSDA for Multi Standard Core
Yamuna et al. Design And Implementation Of Efficient Lifting Based Dwt Architecture Using Wallace Tree Multiplier For Compression
Liu et al. Low-cost video transform for HEVC
Kumar et al. POWER AND AREA OPTIMAL IMPLEMENTATION OF 2D-CSDA FOR MULTI STANDARD CORE
Ruiz et al. Parallel-pipeline 2-D DCT/IDCT processor chip