Müller-Schloer et al., 1996 - Google Patents
DASSAULT ELECTRONIQUEMüller-Schloer et al., 1996
- Document ID
- 9062234096687604821
- Author
- Müller-Schloer C
- et al.
- Publication year
- Publication venue
- Embedded Microprocessor Systems
External Links
Snippet
Last year, the European Community selected the REALNET project under the aegis of the ESPRIT Framework 4th programme-OMI. This project was proposed by a five company consortium including Motorola GmbH (leader), Magneti Marelli SpA, GIE PSA Peugeot …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—High level architectural aspects of 7-layer open systems interconnection [OSI] type protocol stacks
- H04L69/322—Aspects of intra-layer communication protocols among peer entities or protocol data unit [PDU] definitions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/08—Protocols for interworking or protocol conversion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
- H04L29/02—Communication control; Communication processing contains provisionally no documents
- H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Gray et al. | D'Agents: Applications and performance of a mobile‐agent system | |
Sgroi et al. | Addressing the system-on-a-chip interconnect woes through communication-based design | |
Coppola et al. | OCCN: a network-on-chip modeling and simulation framework | |
Miranda et al. | Appia, a flexible protocol kernel supporting multiple coordinated channels | |
CN102750266A (en) | Techniques to manage file conversions | |
Michel | The Design and Evaluation of an Off-Host Communications Protocol Architecture | |
Saldaña et al. | MPI as a programming model for high-performance reconfigurable computers | |
US20070143447A1 (en) | Methods and systems for providing a structured application | |
US9632759B1 (en) | Generation of an interface for interaction between a modeling environment and an external system | |
JP4554937B2 (en) | Layered SIM card and security function | |
Müller-Schloer | DASSAULT ELECTRONIQUE | |
Morgan et al. | NoC 2: an efficient interfacing approach for heavily-communicating NoC-based systems | |
Heinz et al. | On-chip and distributed dynamic parallelism for task-based hardware accelerators | |
Bertozzi et al. | Design of a VIA based communication protocol for LAM/MPI suite | |
US20080235712A1 (en) | Hardware Object Request Broker on a Chip for Generating Separate Control and Data Channels for Improved Throughput Efficiency | |
Sonntag et al. | SystemQ: Bridging the gap between queuing-based performance evaluation and SystemC | |
Zhang et al. | Design of coarse-grained dynamically reconfigurable architecture for DSP applications | |
Marescaux | Mapping and management of communication services on MP-SoC platforms | |
Guruprasad et al. | An efficient bridge architecture for NoC based systems on FPGA platform | |
Gutleber et al. | Architectural software support for processing clusters | |
Greiner et al. | A generic hardware/software communication middleware for streaming applications on shared memory multi processor systems-on-chip | |
Wallach et al. | ASHs: application-specific handlers for high-performance messaging | |
El Mrabti et al. | HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures | |
Dietterle | Efficient protocol design flow for embedded systems | |
Xiao et al. | Hybrid shared‐memory and message‐passing multiprocessor system‐on‐chip for UWB MAC layer |