Marshall, 2008 - Google Patents
Mismatch Correction CircuitsMarshall, 2008
- Document ID
- 8840301985628035317
- Author
- Marshall A
- Publication year
- Publication venue
- Mismatch and Noise in Modern IC Processes
External Links
Snippet
Mismatch Correction Circuits Page 1 75 Mismatch can come in either circuit-induced mismatch,
where matched circuit elements are not being operated in the same conditions, or random
mismatch. Both can be designed around some area expense, but are generally dealt with in …
- 238000000034 method 0 description 13
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5006—Current
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
- G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/027—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in fuses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by G11C11/00
- G11C5/14—Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels
- G11C5/147—Voltage reference generators, voltage and current regulators ; Internally lowered supply level ; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5692—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
- G01R31/07—Testing of fuses
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7376022B2 (en) | Method using a one-time programmable memory cell | |
US7307911B1 (en) | Apparatus and method for improving sensing margin of electrically programmable fuses | |
US7869251B2 (en) | SRAM based one-time-programmable memory | |
US7145346B2 (en) | On-chip resistance monitor and diagnoses for electrical fuses | |
US6384666B1 (en) | Antifuse latch device with controlled current programming and variable trip point | |
EP1979912B1 (en) | Electrically programmable fuse bit | |
US7224633B1 (en) | eFuse sense circuit | |
US7501879B1 (en) | eFuse resistance sensing scheme with improved accuracy | |
US7333383B2 (en) | Fuse resistance read-out circuit | |
US7242239B2 (en) | Programming and determining state of electrical fuse using field effect transistor having multiple conduction states | |
US6545926B2 (en) | Antifuse address detecting circuit programmable by applying a high voltage and semiconductor integrated circuit device provided with the same | |
US6548884B2 (en) | Semiconductor device | |
US20100014373A1 (en) | Regulating electrical fuse programming current | |
US7061304B2 (en) | Fuse latch with compensated programmable resistive trip point | |
US7586788B2 (en) | Nonvolatile semiconductor memory having voltage adjusting circuit | |
US8159894B2 (en) | One time programmable memory | |
US7539074B2 (en) | Protection circuit with antifuse configured as semiconductor memory redundancy circuitry | |
KR20120131470A (en) | Read circuitry for OTP memory | |
US7672185B2 (en) | Method and apparatus to monitor circuit variation effects on electrically programmable fuses | |
US7482854B2 (en) | E-fuse circuit using leakage current path of transistor | |
KR101197555B1 (en) | Electric fuse circuit capable of providing margin read | |
Marshall | Mismatch Correction Circuits | |
US6606264B2 (en) | Programmable circuit and its method of operation | |
US8184496B2 (en) | Semiconductor device and method for operating the same | |
US7495987B2 (en) | Current-mode memory cell |