Nothing Special   »   [go: up one dir, main page]

Boonpoonga et al., 2010 - Google Patents

FPGA implementation of QR decomposition using MGS algorithm

Boonpoonga et al., 2010

Document ID
8762680224784268692
Author
Boonpoonga A
Janyavilas S
Sirisuk P
Krairiksh M
Publication year
Publication venue
Reconfigurable Computing: Architectures, Tools and Applications: 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010. Proceedings 6

External Links

Snippet

Abstract FPGA implementation of MGS-QRD is presented in this paper. Mapping conventional QR triangular array of (2 m 2+ 3 m+ 1) cells onto a linear architecture of m+ 1 cells is employed to reduce the number of required QR processors. The architecture for MGS …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna systems, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/08—Diversity systems; Multi-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
    • H04B7/0837—Diversity systems; Multi-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using pre-detection combining
    • H04B7/0842—Weighted combining
    • H04B7/0848—Joint weighting
    • H04B7/0854—Joint weighting using error minimizing algorithms, e.g. minimum mean squared error [MMSE], "cross-correlation" or matrix inversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna systems, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna systems, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/0413—MIMO systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines

Similar Documents

Publication Publication Date Title
Karkooti et al. FPGA implementation of matrix inversion using QRD-RLS algorithm
US8417758B1 (en) Left and right matrix multiplication using a systolic array
US9213679B2 (en) Device with capability of processing FFT radix 2 butterfly operation and operation method thereof
US20120078988A1 (en) Modified gram-schmidt core implemented in a single field programmable gate array architecture
CN103294649B (en) Parallel bilateral CORIDC arithmetic element, the Hermite battle array feature decomposition of parallel Jacobi based on this arithmetic element computing realize circuit and implementation method
Ledesma-Carrillo et al. Reconfigurable FPGA-Based unit for Singular Value Decomposition of large mxn matrices
CN108228536B (en) Method for realizing Hermitian matrix decomposition by using FPGA (field programmable Gate array)
CN103516643A (en) MIMO detecting preprocessing device and method
Patel et al. A low-complexity high-speed QR decomposition implementation for MIMO receivers
Gustafsson et al. Approximate Neumann series or exact matrix inversion for massive MIMO?
US8510364B1 (en) Systolic array for matrix triangularization and back-substitution
US8473539B1 (en) Modified givens rotation for matrices with complex numbers
Kurniawan et al. Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers
US8473540B1 (en) Decoder and process therefor
Liu et al. An FPGA-based MVDR beamformer using dichotomous coordinate descent iterations
Boonpoonga et al. FPGA implementation of QR decomposition using MGS algorithm
Liu et al. A novel architecture to eliminate bottlenecks in a parallel tiled QRD algorithm for future MIMO systems
CN108566237A (en) Low complex degree geometric mean decomposition precoding implementation method based on bidiagonalization
Edman Digital hardware aspects of multiantenna algorithms
JP4968516B2 (en) Device having a signal identification circuit
Kaji et al. Development of an ASIP-based singular value decomposition processor in SVD-MIMO systems
Ma et al. Accelerating SVD computation on FPGAs for DSP systems
Gupta et al. Hardware architecture for eigenvalues computation using the modified jacobi algorithm on fpga
Irturk et al. An efficient FPGA implementation of scalable matrix inversion core using QR decomposition
US20030023650A1 (en) Adaptive filter for communication system