Makar et al., 1997 - Google Patents
Iddq test pattern generation for scan chain latches and flip-flopsMakar et al., 1997
View PDF- Document ID
- 8749584629984684336
- Author
- Makar S
- McCluskey E
- Publication year
- Publication venue
- Digest of Papers IEEE International Workshop on IDDQ Testing
External Links
Snippet
A new approach, using Iddq, for testing the bistable elements (latches ad flip-flops) in scan chain circuits is presented. In this approach, we generate test patterns that apply a checking experiment to each bistable element in the circuit while checking their response. Such tests …
- 238000001514 detection method 0 abstract description 5
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318594—Timing aspects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318385—Random or pseudo-random test pattern
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3177—Testing of logic operation, e.g. by logic analysers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lin et al. | High-frequency, at-speed scan testing | |
Cox et al. | A method of fault analysis for test generation and fault diagnosis | |
US5475624A (en) | Test generation by environment emulation | |
US7058869B2 (en) | Method and apparatus for debug, diagnosis, and yield improvement of scan-based integrated circuits | |
Beck et al. | Logic design for on-chip test clock generation-implementation details and impact on delay test quality | |
Gheewala | CrossCheck: A cell based VLSI testability solution | |
Cheng et al. | Compactor independent direct diagnosis | |
US7480882B1 (en) | Measuring and predicting VLSI chip reliability and failure | |
US6651227B2 (en) | Method for generating transition delay fault test patterns | |
Maka et al. | ATPG for scan chain latches and flip-flops | |
US7441164B2 (en) | Memory bypass with support for path delay test | |
Pomeranz et al. | Functional test generation for delay faults in combinational circuits | |
Miyase et al. | Effective IR-drop reduction in at-speed scan testing using distribution-controlling X-identification | |
Han et al. | Hazard initialized LOC tests for TDF undetectable CMOS open defects | |
Makar et al. | Iddq test pattern generation for scan chain latches and flip-flops | |
Kusko et al. | Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chip | |
US6876934B2 (en) | Method for determining fault coverage from RTL description | |
Chakraborty et al. | Path delay fault simulation algorithms for sequential circuits | |
US20200166571A1 (en) | Chain Testing And Diagnosis Using Two-Dimensional Scan Architecture | |
JP2837703B2 (en) | Fault diagnosis device | |
US6968519B2 (en) | System and method for using IDDQ pattern generation for burn-in tests | |
Chakraborty et al. | Path delay fault simulation of sequential circuits | |
Bareiša et al. | Functional delay clock fault models | |
Wagner | Robust scan-based logic test in VDSM technologies | |
Touati et al. | Improving the functional test delay fault coverage: a microprocessor case study |