Nothing Special   »   [go: up one dir, main page]

Hamoui et al., 1999 - Google Patents

An analytical current, delay, and power model for the submicron CMOS inverter

Hamoui et al., 1999

View PDF
Document ID
8535289408991882729
Author
Hamoui A
Rumin N
Publication year
Publication venue
ICECS'99. Proceedings of ICECS'99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No. 99EX357)

External Links

Snippet

We present an analytical model for computing the supply current, delay, and power in a submicron CMOS inverter using a modified version of the'n-th power law'MOSFET model. By first computing definable reference points on the output voltage waveform and then using …
Continue reading at www.ece.mcgill.ca (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163—Soft switching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01714—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by bootstrapping, i.e. by positive feed-back
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection

Similar Documents

Publication Publication Date Title
Hamoui et al. An analytical model for current, delay, and power analysis of submicron CMOS logic circuits
Bisdounis et al. Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices
Bisdounis et al. Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
Rosselló et al. An analytical charge-based compact delay model for submicrometer CMOS inverters
Rouatbi et al. Power estimation tool for sub-micron CMOS VLSI circuits
Bisdounis et al. Short-circuit energy dissipation modeling for submicrometer CMOS gates
Bisdounis Short-circuit energy dissipation model for sub-100nm CMOS buffers
Hamoui et al. An analytical current, delay, and power model for the submicron CMOS inverter
Kaur et al. Efficient ECSM characterization considering voltage, temperature, and mechanical stress variability
Rumin Delay and bus current evaluation in CMOS logic circuits
Tovinakere et al. A semiempirical model for wakeup time estimation in power-gated logic clusters
Bisdounis et al. Switching response modeling of the CMOS inverter for sub-micron devices
Bisdounis et al. Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices
Kaur et al. A variation aware timing model for a 2-input NAND gate and its use in sub-65 nm CMOS standard cell characterization
Mansour et al. Modified Sakurai-Newton current model and its applications to CMOS digital circuit design
Acar et al. Predicting short circuit power from timing models
Ramalingam et al. Robust analytical gate delay modeling for low voltage circuits
Bisdounis et al. Modeling the dynamic behavior of series-connected MOSFETs for delay analysis of multiple-input CMOS gates
Nikolaidis et al. Analytical estimation of propagation delay and short‐circuit power dissipation in CMOS gates
Chaourani et al. Pass transistor operation modeling for nanoscale technologies
Nikolaidis et al. Delay and power estimation for a CMOS inverter driving RC interconnect loads
Marranghello et al. Improving analytical delay modeling for CMOS inverters
Shakeri et al. A compact delay model for series-connected MOSFETs
Bisdounis et al. Modelling output waveform and propagation delay of a CMOS inverter in the submicron range
Tzagkas et al. Pass transistor driving RC loads in nanoscale technologies