Shin et al., 1992 - Google Patents
An experimental 5-Gb/s 16* 16 Si-bipolar crosspoint switchShin et al., 1992
- Document ID
- 8511284740396907888
- Author
- Shin H
- Immediato M
- Publication year
- Publication venue
- IEEE journal of solid-state circuits
External Links
Snippet
An experimental 16* 16, nonblocking, asynchronous crosspoint switch with a data rate of 5- Gb/s per channel is presented. Implemented in a 0.8-mu m, double-poly, self-aligned Si- bipolar ECL technology, the 3-mm* 3-mm chip, featuring a multiplexer-type architecture with …
- 238000005516 engineering process 0 abstract description 17
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/086—Emitter coupled logic
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1307820B1 (en) | Crosspoint switch with switch matrix module | |
US5216667A (en) | Simultaneous bidirectional transceiver | |
US4383314A (en) | Circular access linkage loop configuration for system communication | |
JPS6338242A (en) | Differential cascode current switching type masterslice | |
US5331219A (en) | Semiconductor integrated circuit with selective interfacing on different interface levels | |
JPH09153593A (en) | Bimos logic circuit | |
GB1586140A (en) | Logic circuits incorporating a dual function input | |
US4798976A (en) | Logic redundancy circuit scheme | |
Shin et al. | An experimental 5-Gb/s 16* 16 Si-bipolar crosspoint switch | |
JPS59117343A (en) | Output multiplexer with 1-gate delay | |
Shin et al. | A 250-Mbit/s CMOS crosspoint switch | |
EP0216756B1 (en) | Integrated circuit device accepting inputs and providing outputs at the levels of different logic families | |
US6281702B1 (en) | CMOS small signal terminated hysteresis receiver | |
Marcus | A CMOS Batcher and Banyan chip set for B-ISDN packet switching | |
Lowe | A GaAs HBT 16/spl times/16 10-Gb/s/channel crosspoint switch | |
Metzger et al. | A 10-Gb/s high-isolation, 16/spl times/16 crosspoint switch implemented with AlGaAs/GaAs HBT's | |
Salzman et al. | Application of capacitive coupling to switch fabrics | |
JPH07506712A (en) | Complementary macrocell feedback circuit | |
Suzaki et al. | A circuit design for 2-Gbit/s Si bipolar crosspoint switch LSIs | |
Schultz et al. | Physical performance limits for shared buffer ATM switches | |
UEDA et al. | 3.0 Gb/s, 272 mW, 8: 1 Multiplexer and 4.1 Gb/s, 388 mW, 1: 8 Demultiplexer | |
Ishii et al. | High-bit-rate, high-input-sensitivity decision circuit using Si bipolar technology | |
JP2001168694A (en) | Bit line selector switch and method for selecting data line | |
Ohtomo et al. | BiCMOS circuit technology for a 704 MHz ATM switch LSI | |
Dick et al. | 2.4 Gb/s GaAs 8* 8 time multiplexed switch integrated circuit |