Nothing Special   »   [go: up one dir, main page]

Korah et al., 2019 - Google Patents

Power Reduction In Logic Circuits Using Power Gating For Deep Sub-Micron CMOS VLSI

Korah et al., 2019

View PDF
Document ID
8489667005818905872
Author
Korah R
Vijayan N
Publication year
Publication venue
Alliance International Conference on Artificial Intelligence and Machine Learning (AICAAM)

External Links

Snippet

Technology scaling leads to subthreshold leakages in deep submicron regime. There is a need for effective leakage reduction techniques to minimize leakage currents. This paper presents basic gates circuits and a full adder circuit with low power consumption. This …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0019—Arrangements for reducing power consumption by energy recovery or adiabatic operation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits

Similar Documents

Publication Publication Date Title
CN101278248B (en) Semiconductor integrated circuit having current leakage reduction scheme
US8207758B2 (en) Ultra-low power multi-threshold asynchronous circuit design
Kursun et al. Node voltage dependent subthreshold leakage current characteristics of dynamic circuits
Bhaaskaran et al. Differential cascode adiabatic logic structure for low power
Korah et al. Power Reduction In Logic Circuits Using Power Gating For Deep Sub-Micron CMOS VLSI
Mishra et al. Design low power 10T full adder using process and circuit techniques
Shrivastava et al. Design high performance and low power 10T full adder cell using double gate MOSFET at 45nm technology
Hossain et al. Dynamic differential signaling based logic families for robust ultra-low power near-threshold computing
Maryan et al. A self-control leakage-suppression block for low-power high-efficient static logic circuit design in 22ánm CMOS process
Munirathnam et al. Analysis of static power reduction strategies in deep submicron CMOS device technology for digital circuits
Kalyani et al. Various low power techniques for CMOS circuits
Zadeh et al. Ultra-low voltage subthreshold binary adder architectures for iot applications: Ripple carry adder or kogge stone adder
Moghaddam et al. A low-voltage level shifter based on double-gate MOSFET
Udaiyakumar et al. Dual Threshold Transistor Stacking (DTTS)-A Novel Technique for Static Power Reduction in Nanoscale CMOS Circuits
Murthy et al. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations
Kumar et al. Design of High-speed Power efficient full adder with Body-biasing
AU2021106624A4 (en) Novel Design Approach for Performance Improvement of Low Power Static Random Access Memory
Padhi et al. Design of process variation tolerant domino logic keeper architecture
Duraivel et al. Design of FinFET Based Full Adder Cell Using Self Controllable Voltage Level (SCVL) in Logic Gates
Durgaprasadarao et al. Implementation of electronic devices of cmos full adder in low power vlsi circuits
Chugh et al. A novel adiabatic technique for energy efficient logic circuits design
Katragadda Analysis of low power methods in 14T full adder
Zhang et al. Power-gating schemes for super-threshold FinFET CML circuits
Nagar et al. Power Minimization Of Logical Circuit Through Transistor Stacking
Naveen et al. Low-Leakage full adder circuit using current comparison based domino logic