Nothing Special   »   [go: up one dir, main page]

van Kampenhout et al., 2017 - Google Patents

Programming and analysing scenario-aware dataflow on a multi-processor platform

van Kampenhout et al., 2017

View PDF
Document ID
7952128468882187111
Author
van Kampenhout R
Stuijk S
Goossens K
Publication year
Publication venue
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017

External Links

Snippet

The FSM-SADF model of computation is especially suitable for analysing real-time applications with input-dependent behaviour such as different modes, variable execution times and scalable parallelism. Although FSM-SADF specifies which scenario transitions are …
Continue reading at past.date-conference.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3636—Software debugging by tracing the execution of the program
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Theelen et al. A scenario-aware data flow model for combined long-run average and worst-case performance analysis
US6356862B2 (en) Hardware and software co-verification employing deferred synchronization
Fradet et al. SPDF: A schedulable parametric data-flow MoC
CN106462431B (en) The extraction system framework in higher synthesis
Damavandpeyma et al. Parametric throughput analysis of scenario-aware dataflow graphs
Mubeen et al. End-to-end timing analysis of black-box models in legacy vehicular distributed embedded systems
van Kampenhout et al. Programming and analysing scenario-aware dataflow on a multi-processor platform
US11815935B2 (en) Programming a coarse grained reconfigurable array through description of data flow graphs
Siyoum et al. Automated extraction of scenario sequences from disciplined dataflow networks
Hoefler et al. Group operation assembly language-a flexible way to express collective communication
KR20050113194A (en) Data processing system having a plurality of processing elements, a method of controlling a data processing system having a plurality of processing elements
Janßen et al. Designing applications for heterogeneous many-core architectures with the FlexTiles Platform
JP6277279B2 (en) Dynamic interconnect using partitioning and platform prototyping in emulation
US7376544B1 (en) Vector transfer during co-simulation
Geuns et al. Automatic dataflow model extraction from modal real-time stream processing applications
Theelen et al. Performance modelling of a network processor using POOSL
Theelen A performance analysis tool for scenario-aware streaming applications
Katoen et al. Exponentially timed SADF: compositional semantics, reductions, and analysis
Cortadella et al. Quasi-static scheduling of independent tasks for reactive systems
US20230305842A1 (en) Configure a Coarse Grained Reconfigurable Array to Execute Instructions of a Program of Data Flows
US11507378B1 (en) Hardware engine with configurable instructions
Prayati et al. Task concurrency management experiment for power-efficient speed-up of embedded MPEG4 IM1 player
Van Kampenhout et al. A scenario-aware dataflow programming model
Ganeshpure et al. On runtime task graph extraction in MPSoC
Bouillard et al. Lightweight modeling of complex state dependencies in stream processing systems