Lee et al., 2014 - Google Patents
A novel DFT architecture for 3DIC test, diagnosis and repairLee et al., 2014
- Document ID
- 7945539735345486935
- Author
- Lee M
- Adham S
- Wang M
- Peng C
- Lin H
- Hsu S
- Chen H
- Publication year
- Publication venue
- Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test
External Links
Snippet
Three-dimension ICs (3D-ICs) are the current trend due to their improvement in heterogeneous integration, performance, power consumption, silicon area, and form factors. However, the consequent new challenges are interconnects between dies, ie, Through …
- 238000003745 diagnosis 0 title abstract description 31
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10262911B1 (en) | Circuit for and method of testing bond connections between a first die and a second die | |
EP2585842B1 (en) | Integrated circuit for and method of testing die-to-die bonding | |
US8593170B2 (en) | Method and device for testing TSVS in a 3D chip stack | |
TWI431629B (en) | Test access control apparatus and method | |
US20130297981A1 (en) | Low cost high throughput tsv/microbump probe | |
Huang et al. | A built-in self-test scheme for the post-bond test of TSVs in 3D ICs | |
US8618541B2 (en) | Semiconductor apparatus | |
US20130326294A1 (en) | 3-D Memory and Built-In Self-Test Circuit Thereof | |
TW201417219A (en) | Through-silicon via self-routing circuit and routing method thereof | |
US11114417B2 (en) | Through-silicon via (TSV) test circuit, TSV test method and integrated circuits (IC) chip | |
Huang et al. | Built-in self-test/repair scheme for TSV-based three-dimensional integrated circuits | |
Kirihata et al. | Three-dimensional dynamic random access memories using through-silicon-vias | |
US8860448B2 (en) | Test schemes and apparatus for passive interposers | |
Cheong et al. | A 3-D rotation-based through-silicon via redundancy architecture for clustering faults | |
KR20150026002A (en) | Semiconductor integrated circuit | |
Xie et al. | Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs | |
US9234940B2 (en) | Integrated fan-out wafer architecture and test method | |
Lee et al. | A novel DFT architecture for 3DIC test, diagnosis and repair | |
US20230116320A1 (en) | Stacked Integrated Circuit Device | |
Pasca et al. | Configurable thru-silicon-via interconnect built-in self-test and diagnosis | |
US9041409B1 (en) | Localization of failure in high density test structure | |
Hu et al. | Fault detection and redundancy design for TSVs in 3D ICs | |
Cheng | On 3-d ic design for test | |
Yang et al. | A TSV repair scheme using enhanced test access architecture for 3-D ICs | |
Hashimoto et al. | Highly efficient TSV repair technology for resilient 3-D stacked multicore processor system |