Nothing Special   »   [go: up one dir, main page]

Brylski et al., 2009 - Google Patents

The architecture of a digital network for image analysis

Brylski et al., 2009

View PDF
Document ID
7903695536199740930
Author
Brylski P
Strzelecki M
Publication year
Publication venue
Signal Processing Algorithms, Architectures, Arrangements, and Applications SPA 2009

External Links

Snippet

This article describes a new architecture for a parallel, digital image processor which performs several image processing tasks like segmentation, edge detection and noise removal. The architecture and algorithm modifications presented in this paper are aimed for …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement
    • G06T2207/20—Special algorithmic details
    • G06T2207/20112—Image segmentation details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement
    • G06T2207/30—Subject of image; Context of image processing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
US10872290B2 (en) Neural network processor with direct memory access and hardware acceleration circuits
EP3494521B1 (en) Binary neural networks on progammable integrated circuits
CN108090565A (en) Accelerated method is trained in a kind of convolutional neural networks parallelization
JP2020537789A (en) Static block scheduling in massively parallel software-defined hardware systems
CN109146825B (en) Photography style conversion method, device and readable storage medium
CN106611216A (en) Computing method and device based on neural network
Chiuchisan A new FPGA-based real-time configurable system for medical image processing
US10942671B2 (en) Systems, methods and devices for a multistage sequential data process
Krithivasan et al. Dynamic spike bundling for energy-efficient spiking neural networks
Irmak et al. Increasing flexibility of FPGA-based CNN accelerators with dynamic partial reconfiguration
CN110738317A (en) FPGA-based deformable convolution network operation method, device and system
CN110716751B (en) High-parallelism computing platform, system and computing implementation method
Caron et al. FPGA implementation of a spiking neural network for pattern matching
CN108364298B (en) Method and arrangement for identifying pixels as local extreme points
Brylski et al. The architecture of a digital network for image analysis
Glette et al. Lookup table partial reconfiguration for an evolvable hardware classifier system
Hwang et al. An efficient FPGA-based architecture for convolutional neural networks
Gribbon et al. Development issues in using fpgas for image processing
Brylski et al. Network of synchronized oscillators-digital approach
Brassai et al. Neural control based on RBF network implemented on FPGA
Bevara et al. VLSI implementation of high throughput parallel pipeline median finder for IoT applications
Mohammed et al. Design and implementation image processing functional unit using spatial parallelism on FPGA
Strzelecki et al. FPGA-Based System for Fast Image Segmentation Inspired by the Network of Synchronized Oscillators
Toulgaridis et al. Architecture and implementation of a restricted Boltzmann machine for handwritten digits recognition
Burian et al. Fast image recognition based on n-tuple neural networks implemented in an FPGA