Nothing Special   »   [go: up one dir, main page]

Katoch et al., 2003 - Google Patents

Aggressor aware repeater circuits for improving on-chip bus performance and robustness

Katoch et al., 2003

Document ID
7108122919593694845
Author
Katoch A
Jain S
Meijer M
Publication year
Publication venue
ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No. 03EX705)

External Links

Snippet

As the technology scales, on-chip interconnects are becoming more and more narrow while their height is not scaling linearly with their width making their aspect ratios larger. This leads to an increase of coupling capacitance with neighbouring wires, leading to higher …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163—Soft switching
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass

Similar Documents

Publication Publication Date Title
US7944656B2 (en) Level conversion circuit and semiconductor integrated circuit device employing the level conversion circuit
US7449913B1 (en) Pre-driver having slew-rate and crowbar-current controls for a CMOS output buffer
US8008957B2 (en) Inverting zipper repeater circuit
US6225824B1 (en) High speed output buffer for high/low voltage operation
US6222404B1 (en) Edge-triggered dual-rail dynamic flip-flop with an enhanced self-shut-off mechanism
Katoch et al. Aggressor aware repeater circuits for improving on-chip bus performance and robustness
JPS63302550A (en) Integrated circuit reducing switching noise
KR910006478B1 (en) Semiconductor integrated circuit
US20070052443A1 (en) Buffer circuit
Rao et al. Approaches to run-time and standby mode leakage reduction in global buses
US20040124880A1 (en) Skewed repeater bus
US7429885B2 (en) Clamping circuit to counter parasitic coupling
Elrabaa A new static differential CMOS logic with superior low power performance
US6940313B2 (en) Dynamic bus repeater with improved noise tolerance
Katoch et al. Active noise cancellation using aggressor-aware clamping circuit for robust on-chip communication
Kio et al. Application of output prediction logic to differential CMOS
Mendoza-Hernandez et al. An improved technique to increase noise-tolerance in dynamic digital circuits
Rezaei et al. High-speed low-power on-chip global interconnects using low-swing self-timed regenerators
US7002389B2 (en) Fast static receiver with input transition dependent inversion threshold
US6717441B2 (en) Flash [II]-Domino: a fast dual-rail dynamic logic style
Shakeri et al. Three phase domino logic circuit
EP0982733B1 (en) An output buffer
Yu et al. A 256 mA 0.72 V ground bounce output driver
Mahyuddin A novel low-swing voltage driver design and the analysis of its robustness to the effects of process variation and external disturbances
Mendoza-Hernández et al. A noise tolerant technique for submicron dynamic digital circuits