Nothing Special   »   [go: up one dir, main page]

Jain et al., 2022 - Google Patents

Architettura di Flip Flip efficiente e resistente ai" soft-errors" e metofologia di progettazione per sistemi digitali CMOS

Jain et al., 2022

View PDF
Document ID
706405248391377481
Author
Jain A
et al.
Publication year

External Links

Snippet

Radiation induced soft errors is a well-known problem in electronic designs. It happens due to ionizing radiation interaction with the electronic device resulting into temporary change of state. The change of state could be due radiation particle directly affecting the storage …
Continue reading at www.research.unipd.it (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Seifert et al. Impact of scaling on soft-error rates in commercial microprocessors
Mitra et al. Robust system design to overcome CMOS reliability challenges
Hass et al. Single event transients in deep submicron CMOS
Chen et al. Characterization of heavy-ion-induced single-event effects in 65 nm bulk CMOS ASIC test chips
Mitra et al. The resilience wall: Cross-layer solution strategies
Jain et al. Radiation tolerant multi-bit flip-flop system with embedded timing pre-error sensing
Veeravalli et al. An infrastructure for accurate characterization of single-event transients in digital circuits
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
US8892967B2 (en) Measurement device and measurement method
Maharrey et al. Dual-interlocked logic for single-event transient mitigation
Nagpal et al. A delay-efficient radiation-hard digital design approach using CWSP elements
Seifert Radiation-induced soft errors: A chip-level modeling perspective
Clerc et al. Space radiation and reliability qualifications on 65nm CMOS 600MHz microprocessors
Shambhulingaiah et al. Circuit simulation based validation of flip-flop robustness to multiple node charge collection
KleinOsowski et al. Circuit design and modeling for soft errors
Jain Architettura di Flip Flip efficiente e resistente ai" soft-errors" e metofologia di progettazione per sistemi digitali CMOS
Petrovic Design methodology for highly reliable digital ASIC designs applied to network-centric system middleware switch processor
Krstic et al. Cross-Layer Digital Design Flow for Space Applications
Tajima et al. A low power soft error hardened latch with schmitt-trigger-based C-Element
Jain et al. Single phase clock based radiation tolerant D flip-flop circuit
Katkoori et al. Partial evaluation based triple modular redundancy for single event upset mitigation
Islam High-speed energy-efficient soft error tolerant flip-flops
Benites Automated design flow for applying triple modular redundancy in complex semi-custom digital integrated circuits
Appels et al. In-Situ Single-Event Effects Detection in 22 nm FDSOI Flip-Flops
Mariani Soft Errors on Digital Components: An emerging reliability problem for new silicon technologies