Nothing Special   »   [go: up one dir, main page]

Hassan et al., 2016 - Google Patents

ChargeCache: Reducing DRAM latency by exploiting row access locality

Hassan et al., 2016

View PDF
Document ID
6562859089534986182
Author
Hassan H
Pekhimenko G
Vijaykumar N
Seshadri V
Lee D
Ergin O
Mutlu O
Publication year
Publication venue
2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)

External Links

Snippet

DRAM latency continues to be a critical bottleneck for system performance. In this work, we develop a low-cost mechanism, called Charge Cache, that enables faster access to recently- accessed rows in DRAM, with no modifications to DRAM chips. Our mechanism is based on …
Continue reading at www.research.ed.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1225—Access, addressing or allocation within memory systems or architectures, e.g. to reduce power consumption or heat production, or to increase battery life

Similar Documents

Publication Publication Date Title
Hassan et al. ChargeCache: Reducing DRAM latency by exploiting row access locality
Hassan et al. Crow: A low-cost substrate for improving dram performance, energy efficiency, and reliability
Wang et al. Figaro: Improving system performance via fine-grained in-dram data relocation and caching
Wang et al. Reducing DRAM latency via charge-level-aware look-ahead partial restoration
Chang et al. Improving DRAM performance by parallelizing refreshes with accesses
Lee et al. Tiered-latency DRAM: A low latency and low cost DRAM architecture
Ramos et al. Page placement in hybrid memory systems
Mukundan et al. Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems
Luo et al. CLR-DRAM: A low-cost DRAM architecture enabling dynamic capacity-latency trade-off
Kültürsay et al. Evaluating STT-RAM as an energy-efficient main memory alternative
Lee Reducing DRAM latency at low cost by exploiting heterogeneity
Wang et al. Exploring hybrid memory for GPU energy efficiency through software-hardware co-design
Yoon et al. BOOM: Enabling mobile memory based low-power server DIMMs
Meza et al. Evaluating row buffer locality in future non-volatile main memories
Seongil et al. Row-buffer decoupling: A case for low-latency DRAM microarchitecture
Cui et al. DTail: a flexible approach to DRAM refresh management
US12130691B2 (en) Static power reduction in caches using deterministic naps
Stevens et al. An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk
Zhang et al. DrMP: Mixed precision-aware DRAM for high performance approximate and precise computing
Olgun et al. Sectored DRAM: An energy-efficient high-throughput and practical fine-grained DRAM architecture
Kim et al. Exploiting the dram microarchitecture to increase memory-level parallelism
Ryoo et al. i-mirror: A software managed die-stacked dram-based memory subsystem
Guo et al. Self: A high performance and bandwidth efficient approach to exploiting die-stacked dram as part of memory
Hassan et al. Exploiting Row-Level Temporal Locality in DRAM to Reduce the Memory Access Latency
Hassan Reducing DRAM Access Latency by Exploiting DRAM Leakage Characteristics and Common Access Patterns