Guide - Google Patents
LogiCORE IP CIC Compiler v4. 0Guide
View PDF- Document ID
- 6530565786471339840
- Author
- Guide P
External Links
Snippet
Xilinx PG140 LogiCORE IP CIC Compiler v4.0, Product Guide Page 1 LogiCORE IP CIC
Compiler v4.0 Product Guide Vivado Design Suite PG140 April 2, 2014 Page 2 CIC Compiler
v4.0 www.xilinx.com 2 PG140 April 2, 2014 Table of Contents IP Facts Chapter 1: Overview …
- 238000013461 design 0 abstract description 76
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
- H03H17/0685—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being rational
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
- H03H17/065—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0628—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing the input and output signals being derived from two separate clocks, i.e. asynchronous sample rate conversion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/02—Digital function generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
- G06F8/34—Graphical or visual programming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6600788B1 (en) | Narrow-band filter including sigma-delta modulator implemented in a programmable logic device | |
US8136063B2 (en) | Unfolding algorithm in multirate system folding | |
US7085702B1 (en) | Method and system for modeling and automatically generating an embedded system from a system-level environment | |
Hwang et al. | System level tools for DSP in FPGAs | |
US6883147B1 (en) | Method and system for generating a circuit design including a peripheral component connected to a bus | |
EP1004085A1 (en) | System and method for converting graphical programs into hardware implementations | |
US20150303936A1 (en) | Systems and Methods for High Throughput Signal Processing Using Interleaved Data Converters | |
Kehtarnavaz et al. | FPGA implementation made easy for applied digital signal processing courses | |
US9632759B1 (en) | Generation of an interface for interaction between a modeling environment and an external system | |
Guide | LogiCORE IP CIC Compiler v4. 0 | |
Tsoeunyane et al. | Software‐Defined Radio FPGA Cores: Building towards a Domain‐Specific Language | |
KR100865219B1 (en) | System and method for design and implementation of integrated-circuit digital filters | |
Marjanovic | Low vs high level programming for FPGA | |
Arnesen et al. | Increasing design productivity through core reuse, meta-data encapsulation, and synthesis | |
Sancho-Pradel et al. | Targeted processing for real-time embedded mechatronic systems | |
Aydin | FPGA based digital filter design | |
EP1059594B1 (en) | A method of determining signals in mixed signal systems | |
Pongratz et al. | Performance evaluation of mathworks hdl coder as a vendor independent dfe generation | |
Jervis | Advances in DSP design tool flows for FPGAs | |
EP1462966A2 (en) | A method of determining signals in mixed signal systems | |
Benson | An efficient hardware implementation for interpolating and decimating filters | |
Marappa | Design of Digital Down Converter Chain for Software Defined Radio Systems on FPGA | |
Fraboulet et al. | Efficient on-chip communications for data-flow IPs | |
Sulzer | Emulation of Analog Mixed-Signal Circuits on an FPGA | |
Susanti et al. | Development of a reliable GUI for DiaHDL: A web-based VHDL code generator |