Nothing Special   »   [go: up one dir, main page]

Fieback et al., 2022 - Google Patents

PVT Analysis for RRAM and STT-MRAM-based Logic Computation-in-Memory

Fieback et al., 2022

View PDF
Document ID
6521768860661016611
Author
Fieback M
Münch C
Gebregiorgis A
Medeiros G
Taouil M
Hamdioui S
Tahoori M
Publication year
Publication venue
2022 IEEE European Test Symposium (ETS)

External Links

Snippet

Emerging non-volatile resistive memories like Spin-Transfer Torque Magnetic Random Access Memory (STT-MRAM) and Resistive RAM (RRAM) are in the focus of today's research. They offer promising alternative computing architectures such as computation-in …
Continue reading at research.tudelft.nl (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising amorphous/crystalline phase transition cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02—Details

Similar Documents

Publication Publication Date Title
Singh et al. Design and investigation of 7T2M-NVSRAM with enhanced stability and temperature impact on store/restore energy
Chen et al. RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme
Oboril et al. Evaluation of hybrid memory technologies using SOT-MRAM for on-chip cache hierarchy
Kim et al. Write-optimized reliable design of STT MRAM
US11984164B2 (en) Non-volatile static random access memory (nvSRAM) with multiple magnetic tunnel junction cells
Nair et al. Defect injection, fault modeling and test algorithm generation methodology for STT-MRAM
Chen et al. Recent technology advances of emerging memories
US10891998B2 (en) Memory device operating based on a write current for a given operation condition and a method of driving the write current
Jain et al. Computing-in-memory with spintronics
Yu et al. Enhanced scouting logic: A robust memristive logic design scheme
Ham et al. Low-Power $ V_ {\bf DD} $/3 Write Scheme With Inversion Coding Circuit for Complementary Memristor Array
Wu et al. Survey on STT-MRAM testing: Failure mechanisms, fault models, and tests
Nair et al. Defect characterization and test generation for spintronic-based compute-in-memory
Yu et al. Design exploration of emerging nano-scale non-volatile memory
Zanotti et al. Reliability-aware design strategies for stateful logic-in-memory architectures
Bishnoi et al. Special session–emerging memristor based memory and CIM architecture: Test, repair and yield analysis
Chaudhuri et al. Fault-tolerant neuromorphic computing systems
Narla et al. Design of a compact spin-orbit-torque-based ternary content addressable memory
Fieback et al. PVT Analysis for RRAM and STT-MRAM-based Logic Computation-in-Memory
Yan et al. On the reliability of computing-in-memory accelerators for deep neural networks
Jao et al. Design space exploration of ferroelectric tunnel junction toward crossbar memories
Brum et al. Evaluating the impact of process variation on RRAMs
Sarkar et al. VG-SOT MRAM design and performance analysis
Bishnoi et al. Low-power multi-port memory architecture based on spin orbit torque magnetic devices
Fan Low power in-memory computing platform with four terminal magnetic domain wall motion devices