Nothing Special   »   [go: up one dir, main page]

Mahdiany et al., 2001 - Google Patents

A hardware accelerator for DSP system design: University of Tehran DSP Hardware Emulator (UTDHE)

Mahdiany et al., 2001

Document ID
6127139058698207049
Author
Mahdiany H
Hormati A
Fakhraie S
Publication year
Publication venue
ICM 2001 Proceedings. The 13th International Conference on Microelectronics.

External Links

Snippet

DSP systems play an important role in modern industry and new DSP systems should be designed rapidly to overcome the new necessities that arise. However, the process of designing a DSP system is very time consuming and most of this time is wasted on …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3648—Software debugging using additional hardware
    • G06F11/3652—Software debugging using additional hardware in-circuit-emulation [ICE] arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/25—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design

Similar Documents

Publication Publication Date Title
US5940603A (en) Method and apparatus for emulating multi-ported memory circuits
Mehta ASIC/SoC functional design verification
US6141636A (en) Logic analysis subsystem in a time-sliced emulator
US9015026B2 (en) System and method incorporating an arithmetic logic unit for emulation
CN113868987A (en) System-level chip verification platform and verification method thereof
JPH063414A (en) Dummy lsi device and debugging device using that device
US20050267732A1 (en) Method of visualization in processor based emulation system
US6058253A (en) Method and apparatus for intrusive testing of a microprocessor feature
CN102054088B (en) Virtual platform for prototyping system-on-chip designs
Mahdiany et al. A hardware accelerator for DSP system design: University of Tehran DSP Hardware Emulator (UTDHE)
US7584456B1 (en) Method and apparatus for debugging embedded systems having read only memory
US7703054B2 (en) Circuit emulation and debugging method
Huang et al. An FPGA-based re-configurable functional tester for memory chips
Hosny A Unified UVM Methodology For MPSoC Hardware/Software Functional Verification
Moiseev et al. Single Source Library for High-Level Modelling and Hardware Synthesis
US7346749B2 (en) Method for storing register properties in a datastructure and related datastructure
Obrizan et al. Multiversion parallel synthesis of digital structures based on SystemC specification
Nithin et al. Development of Flexible Verification Environment for AMBA APB
Bellows High-visibility debug-by-design for FPGA platforms
Esteves et al. EDgAR: A Platform for Hardware/Software Codesign
CN118504478A (en) Method for simulating logic system design, electronic device and storage medium
Kuan Verification of Intellectual Property Blocks Using Reconfigurable Hardware
Di Marzio et al. A novel scalable and reconfigurable emulation platform for embedded systems verification
WILDCARD CSE Summer Vacation Scholarships 2001/2002
Casselman et al. IP validation for FPGAs using Hardware Object Technology/sup TM