Nothing Special   »   [go: up one dir, main page]

He et al., 2016 - Google Patents

Single event upset rate modeling for ultra-deep submicron complementary metal-oxide-semiconductor devices

He et al., 2016

Document ID
6023571827108145188
Author
He L
Chen H
Sun P
Jia X
Dai C
Liu J
Shao L
Liu Z
Publication year
Publication venue
Science China Information Sciences

External Links

Snippet

Based on the integral method of single event upset (SEU) rate and an improved charge collection model for ultra-deep submicron complementary metal-oxide-semiconductor (CMOS) devices, three methods of SEU rate calculation are verified and compared. The …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01T—MEASUREMENT OF NUCLEAR OR X-RADIATION
    • G01T1/00—Measuring X-radiation, gamma radiation, corpuscular radiation, or cosmic radiation
    • G01T1/02—Dosimeters
    • G01T1/026—Semiconductor dose-rate meters

Similar Documents

Publication Publication Date Title
Hazucha et al. Cosmic-ray soft error rate characterization of a standard 0.6-/spl mu/m cmos process
CN109657370B (en) Space radiation reliability assessment method for aerospace electronic product
Sierawski et al. Effects of scaling on muon-induced soft errors
Duzellier Radiation effects on electronic devices in space
Uznanski et al. Single event upset and multiple cell upset modeling in commercial bulk 65-nm CMOS SRAMs and flip-flops
Artola et al. SEU prediction from SET modeling using multi-node collection in bulk transistors and SRAMs down to the 65 nm technology node
Wu et al. Recoil-ion-induced single event upsets in nanometer CMOS SRAM under low-energy proton radiation
Liao et al. Measurement and mechanism investigation of negative and positive muon-induced upsets in 65-nm bulk SRAMs
Autran et al. Soft-error rate of advanced SRAM memories: Modeling and monte carlo simulation
Mérelle et al. Monte-Carlo simulations to quantify neutron-induced multiple bit upsets in advanced SRAMs
Sogoyan et al. SEE rate estimation based on diffusion approximation of charge collection
Clemente et al. Impact of the bitcell topology on the multiple-cell upsets observed in VLSI nanoscale SRAMs
Lambert et al. Neutron-induced SEU in SRAMs: Simulations with n-Si and nO interactions
Barak et al. Scaling of SEU mapping and cross section, and proton induced SEU at reduced supply voltage
Balasubramanian et al. Implications of Dopant-Fluctuation-Induced $ V_ {\rm t} $ Variations on the Radiation Hardness of Deep Submicrometer CMOS SRAMs
Hubert et al. A review of DASIE code family: Contribution to SEU/MBU understanding
He et al. Single event upset rate modeling for ultra-deep submicron complementary metal-oxide-semiconductor devices
Zhang et al. Analysis of soft error rates in 65-and 28-nm FD-SOI processes depending on BOX region thickness and body bias by Monte-Carlo based simulations
Katunin et al. Simulation of single event effects in STG DICE memory cells
Petrosyants et al. SOI/SOS MOSFET universal compact SPICE model with account for radiation effects
Pieper et al. Effects of collected charge and drain area on SE response of SRAMs at the 5-nm FinFET node
Warren Sensitive volume models for single event upset analysis and rate prediction for space, atmospheric, and terrestrial radiation environments
Hubert et al. Operational impact of statistical properties of single event phenomena for on-orbit measurements and predictions improvement
Autran et al. Physics-based analytical formulation of the soft error rate in CMOS circuits
Malagón et al. Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment