Nothing Special   »   [go: up one dir, main page]

Hollstein et al., 2015 - Google Patents

Mixed-criticality NoC partitioning based on the NoCDepend dependability technique

Hollstein et al., 2015

Document ID
5991220432145136473
Author
Hollstein T
Azad S
Kogge T
Niazmand B
Publication year
Publication venue
2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)

External Links

Snippet

The deployment of mixed-criticality applications on NoC (Network-on-Chip)-based MPSoC (Multiprocessor System-on-Chip) platforms requires a stringent protection of the communication and processing resources being utilized by hard-real-time parts of the the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17306—Intercommunication techniques
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/22—Alternate routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules

Similar Documents

Publication Publication Date Title
JP6856612B2 (en) Processing system with distributed processors by multi-layer interconnection
JP5553413B2 (en) Method and apparatus for hierarchical routing in a multiprocessor mesh-based system
Liu et al. Low cost fault-tolerant routing algorithm for networks-on-chip
Ebrahimi et al. MD: minimal path-based fault-tolerant routing in on-chip networks
Valinataj et al. A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip
Hollstein et al. Mixed-criticality NoC partitioning based on the NoCDepend dependability technique
Charif et al. First-last: a cost-effective adaptive routing solution for TSV-based three-dimensional networks-on-chip
Bistouni et al. Scalable crossbar network: a non-blocking interconnection network for large-scale systems
Jouybari et al. A low overhead, fault tolerant and congestion aware routing algorithm for 3D mesh-based Network-on-Chips
Niazmand et al. Logic-based implementation of fault-tolerant routing in 3D network-on-chips
Coelho et al. FL-RuNS: A high-performance and runtime reconfigurable fault-tolerant routing scheme for partially connected three-dimensional networks on chip
Taheri et al. Advertiser elevator: A fault tolerant routing algorithm for partially connected 3D Network-on-Chips
Charif et al. Rout3d: A lightweight adaptive routing algorithm for tolerating faulty vertical links in 3d-nocs
Kia et al. A new fault-tolerant and congestion-aware adaptive routing algorithm for regular networks-on-chip
Neishaburi et al. NISHA: A fault-tolerant NoC router enabling deadlock-free interconnection of subnets in hierarchical architectures
Rezaei et al. Fault-tolerant 3-D network-on-chip design using dynamic link sharing
More et al. Vertical arbitration-free 3-D NoCs
Manzoor et al. Prime turn model and first last turn model: an adaptive deadlock free routing for network-on-chips
US7561584B1 (en) Implementation of a graph property in a switching fabric for fast networking
Zydek et al. Evaluation scheme for NoC-based CMP with integrated processor management system
Hu et al. Probabilistic odd–even: an adaptive wormhole routing algorithm for 2D mesh network-on-chip
Charif et al. A Framework for Scalable TSV Assignment and Selection in Three‐Dimensional Networks‐on‐Chips
Turki et al. An Interconnect-Centric Approach to the Flexible Partitioning and Isolation of Many-Core Accelerators for Fog Computing
Khan Performance Analysis of XY Routing Algorithm using 2-D Mesh (M x N) Topology
Zulkefli et al. A efficacy of different buffer size on latency of network on chip (NoC)