Loryuenyong et al., 2006 - Google Patents
Layer Transfer of SOI Structures Using a Pre‐Stressed Bonding LayerLoryuenyong et al., 2006
View PDF- Document ID
- 588377092293996149
- Author
- Loryuenyong V
- Cheung N
- Publication year
- Publication venue
- AIP Conference Proceedings
External Links
Snippet
Using SU‐8 polymer as the bonding and pre‐stress layer, we have performed an edge‐ initiated mechanical transfer of Si using bare Si and hydrogen implanted Si as the donor wafers. 40 keV H+ were implanted to donor wafers to three doses; 2, 4, 6× 1016 cm− 2. Non …
- 235000012431 wafers 0 abstract description 22
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4688408B2 (en) | Method of peeling two layers of material | |
JP4855015B2 (en) | Heat treatment before bonding two wafers | |
US7176108B2 (en) | Method of detaching a thin film at moderate temperature after co-implantation | |
US7115481B2 (en) | Method for concurrently producing at least a pair of semiconductor structures that each include at least one useful layer on a substrate | |
CN102017070B (en) | Method for manufacturing silicon thin film transfer insulating wafer | |
Gawlik et al. | GaAs on Si: Towards a low-temperature “smart-cut” technology | |
JP6070954B2 (en) | Semiconductor substrate on glass having stiffening layer and manufacturing process thereof | |
JP2006527479A (en) | Method of manufacturing structure having at least one support substrate and ultrathin layer | |
KR20020031412A (en) | Method for treating substrates for microelectronics and substrates obtained by said method | |
US8951887B2 (en) | Process for fabricating a semiconductor structure employing a temporary bond | |
JP2017508280A (en) | Method for manufacturing layered semiconductor structure | |
KR20180131542A (en) | METHOD FOR MANUFACTURING COMPOSITE WAFER WITH OXIDE SINGLE CRYSTAL FILM | |
US20070148910A1 (en) | Process for simplification of a finishing sequence and structure obtained thereby | |
JP2006505928A (en) | Method of separating thin films at medium temperature after co-injection | |
US9659777B2 (en) | Process for stabilizing a bonding interface, located within a structure which comprises an oxide layer and structure obtained | |
KR20120117843A (en) | Method for the preparation of a multi-layered crystalline structure | |
KR101698912B1 (en) | Method for detaching a silicon thin film by means of splitting, using triple implantation | |
Loryuenyong et al. | Layer Transfer of SOI Structures Using a Pre‐Stressed Bonding Layer | |
KR102026506B1 (en) | Method for low temperature layer transfer in the preparation of multilayer semiconductor devices | |
FR3042649B1 (en) | METHOD FOR MANUFACTURING A HYBRID STRUCTURE | |
Hurley et al. | Surface blistering of low temperature annealed hydrogen and helium co-implanted germanium and its application to splitting of bonded wafer substrates | |
JP2022527048A (en) | Process for transferring useful layer to carrier substrate | |
WO2010147081A1 (en) | Method for manufacturing ge film-provided soi substrate, and ge film-rpovided soi substrate | |
JP7275438B2 (en) | Strippable structures and stripping processes using said structures | |
Le Bourhis et al. | Wafer bonding of Si for hybrid photonic devices |