Nothing Special   »   [go: up one dir, main page]

Henzler et al., 2008 - Google Patents

A local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion

Henzler et al., 2008

Document ID
5667095069424666380
Author
Henzler S
Koeppe S
Lorenz D
Kamp W
Kuenemund R
Schmitt-Landsiedel D
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

Time-to-digital converters (TDCs) are promising building blocks for the digitalization of mixed-signal functionality in ultra-deep-submicron CMOS technologies. A short survey on state-of-the-art TDCs is given. A high-resolution TDC with low latency and low dead-time is …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G04—HOROLOGY
    • G04F—TIME-INTERVAL MEASURING
    • G04F10/00—Apparatus for measuring unknown time intervals by electric means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Henzler et al. A local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion
Hwang et al. A high-precision time-to-digital converter using a two-level conversion scheme
Yu et al. A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13$\mu {\hbox {m}} $ CMOS Technology
Olsson et al. A digitally controlled PLL for SoC applications
Roberts et al. A brief introduction to time-to-digital and digital-to-time converters
Keränen et al. 256$\times $ TDC Array With Cyclic Interpolators Based on Calibration-Free $2 {\times} $ Time Amplifier
CN112838851A (en) Residual time sampling circuit based on differential sampling and time-to-digital converter
Moore et al. A 0.009 mm 2 wide-tuning range automatically placed-and-routed ADPLL in 14-nm FinFET CMOS
Nguyen et al. Three-step cyclic Vernier TDC using a pulse-shrinking inverter-assisted residue quantizer for low-complexity resolution enhancement
Park et al. A cyclic vernier time-to-digital converter synthesized from a 65nm CMOS standard library
Angeli et al. Low-power all-digital multiphase DLL design using a scalable phase-to-digital converter
El-Hadbi et al. Time-to-digital converters: A literature review and new perspectives
Yuan CMOS time‐to‐digital converters for mixed‐mode signal processing
Järvinen et al. A 100–750 MS/s 11-bit time-to-digital converter with cyclic-coupled ring oscillator
EP2359199B1 (en) Noise shaping time to digital converter
WO2024008876A1 (en) Improved delay line calibration method
Wang et al. Performance analysis and IP core implementation of two high performance time-to-digital converters on Xilinx 7-series FPGA
Henzler et al. Variation tolerant high resolution and low latency time-to-digital converter
Keränen High precision time-to-digital converters for applications requiring a wide measurement range
Liu et al. A novel 550-fs time-resolution 7.5-bit stochastic time-to-digital converter based on two arbiter groups
Teh et al. A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
Park et al. GRO‐TDC with gate‐switch‐based delay cell halving resolution limit
Jansson et al. CMOS technology scaling advantages in time domain signal processing
Huang A 0.1 ps resolution coarse-fine time-to-digital converter with 2.21 ps single-shot precision
Parekh et al. Gated Vernier delay line time integrator with applications in ΔΣ time-to-digital converter