Nothing Special   »   [go: up one dir, main page]

Kumar et al., 2023 - Google Patents

Nontraditional design of dynamic logics using FDSOI for ultra-efficient computing

Kumar et al., 2023

View PDF
Document ID
5189619952136171674
Author
Kumar S
Chatterjee S
Dabhi C
Chauhan Y
Amrouch H
Publication year
Publication venue
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits

External Links

Snippet

In this article, we propose a nontraditional design of dynamic logic circuits using fully- depleted silicon-on-insulator (FDSOI) FETs. FDSOI FET allows the threshold voltage () to be adjustable (ie, low-and high-states) by using the back gate (BG) bias. Our design utilizes the …
Continue reading at ieeexplore.ieee.org (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation

Similar Documents

Publication Publication Date Title
Kandpal et al. High-speed hybrid-logic full adder using high-performance 10-T XOR–XNOR cell
Garg et al. Low power domino logic circuits in deep-submicron technology using CMOS
Navi et al. A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter
Asyaei A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology
Kumar et al. Nontraditional design of dynamic logics using FDSOI for ultra-efficient computing
Kumar et al. Novel fdsoi-based dynamic xnor logic for ultra-dense highly-efficient computing
Uma et al. New low power adders in self resetting logic with gate diffusion input technique
Singh et al. High speed and low power basic digital logic gates, half-adder and full-adder using modified gate diffusion input technology
Hossain et al. Dynamic differential signaling based logic families for robust ultra-low power near-threshold computing
Park et al. Low power gate diffusion input full adder using floating body
Pandey et al. Sleep signal controlled footless domino circuit for low leakage current
Rafik et al. Design and analysis of XOR-XNOR Circuit based Modified Hybrid Full Adder
Chandrakasan et al. Sources of power consumption
Kumar et al. Reduction of variation and leakage in wide fan-in OR Logic domino gate
Goyal et al. Design and analysis four bit hybrid full adder cell using gate diffusion input technique and domino logic
Jhamb et al. Pipelined adders for ultralow-power wearables
Sanapala Two Novel Subthreshold Logic Families for Area and Ultra Low-Energy Efficient Applications: DTGDI & SBBGDI
Reynders et al. On the effect of technology scaling on variation-resilient sub-threshold circuits
Kim et al. SOI-optimized 64-bit high-speed CMOS adder design
Sill et al. Reducing leakage with mixed-V/sub th/(MVT)
Ramireddy et al. Design of Ultra Lowpower Full Adder Using Modified Branch Based Logic Style
Singh et al. An efficient full adder design using different logic styles
Puhan et al. Break‐before‐Make CMOS Inverter for Power‐Efficient Delay Implementation
Ravish et al. A Comparative Analysis of Domino Techniques for Improved Performance
Gupta et al. Design of Efficient Adders For Assistive Devices