Nothing Special   »   [go: up one dir, main page]

Gruttner et al., 2008 - Google Patents

OSSS methodology-system-level design and synthesis of embedded HW/SW systems in C++

Gruttner et al., 2008

View PDF
Document ID
5100500891389964811
Author
Gruttner K
Oppenheimer F
Nebel W
Publication year
Publication venue
2008 First International Symposium on Applied Sciences on Biomedical and Communication Technologies

External Links

Snippet

The OSSS methodology defines a seamless design flow for embedded HW/SW systems. It enables the effective use of high-level SystemC TM and C++ features like classes (object- oriented design paradigm), templates and method based communication for the description …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis

Similar Documents

Publication Publication Date Title
Cong et al. High-level synthesis for FPGAs: From prototyping to deployment
US6075935A (en) Method of generating application specific integrated circuits using a programmable hardware architecture
US9075624B2 (en) Compilation of system designs
JP2002123563A (en) Compiling method, composing device, and recording medium
Zhu et al. An object-oriented design process for system-on-chip using UML
Pockrandt et al. Model checking a SystemC/TLM design of the AMBA AHB protocol
Janßen et al. Designing applications for heterogeneous many-core architectures with the FlexTiles Platform
Tatsuoka et al. Physically aware high level synthesis design flow
Han et al. Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation
Gruttner et al. OSSS methodology-system-level design and synthesis of embedded HW/SW systems in C++
Peñil et al. Automatic synthesis from UML/MARTE models using channel semantics
Reichenbach et al. Faupu-a design framework for the development of programmable image processing architectures
Gribbon et al. Development issues in using FPGAs for image processing
Lysecky et al. Efficient reconfiguration methods to enable rapid deployment of runtime reconfigurable systems
Jan et al. A platform based SOC design methodology and its application in image compression
Liao et al. A high level design of reconfigurable and high-performance ASIP engine for image signal processing
US9355198B1 (en) Method and apparatus for performing late binding of control status registers in a design compilation flow
Tayachi et al. Integration of an STBus Type 3 protocol custom component into a HLS tool
Baganne et al. A multi-level design flow for incorporating IP cores: Case study of 1D wavelet IP integration
Lawal et al. C++ based system synthesis of real-time video processing systems targeting FPGA implementation
Sims Efficient implementation of video processing algorithms on FPGA
Zhao et al. Automated specific instruction customization methodology for multimedia processor acceleration
Brelet et al. System level design for embedded reconfigurable systems using morpheus platform
Gamatié et al. Model-Driven Engineering and Formal Validation of High-Performance Embedded Systems
Gorjiara et al. GNR: A formal language for specification, compilation, and synthesis of custom embedded processors