Nothing Special   »   [go: up one dir, main page]

Lu et al., 2021 - Google Patents

Pure digital scalable mixed entropy separation structure for physical unclonable function and true random number generator

Lu et al., 2021

Document ID
4966730870759969009
Author
Lu Y
Wang X
Wang Y
Zhang Y
Yao L
Yi M
Huang Z
Liang H
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

This study presents a pure digital scalable mixed entropy separation structure for the physical unclonable function (PUF) and true random number generator (TRNG), which is implemented on Xilinx field-programmable gate arrays (FPGAs). The mixed entropy …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Similar Documents

Publication Publication Date Title
Wang et al. High-throughput portable true random number generator based on jitter-latch structure
Alioto Trends in hardware security: From basics to ASICs
Liu et al. XOR-based low-cost reconfigurable PUFs for IoT security
Vijay et al. Physically unclonable functions using two-level finite state machine
Lu et al. Pure digital scalable mixed entropy separation structure for physical unclonable function and true random number generator
Zhao et al. A 108 F 2/Bit fully reconfigurable RRAM PUF based on truly random dynamic entropy of jitter noise
Hou et al. A lightweight LFSR-based strong physical unclonable function design on FPGA
Zhang et al. Techniques for design and implementation of an FPGA-specific physical unclonable function
Cao et al. An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability
Zhou et al. FPGA‐based RO PUF with low overhead and high stability
Zhao et al. A 1036-F 2/bit high reliability temperature compensated cross-coupled comparator-based PUF
Serrano et al. A fully digital true random number generator with entropy source based in frequency collapse
Ning et al. Design and validation of high speed true random number generators based on prime-length ring oscillators
Yao et al. M-RO PUF: a portable pure digital RO PUF based on MUX Unit
Zhang et al. A high reliability physically unclonable function based on multiple tunable ring oscillator
Wang et al. A reconfigurable PUF structure with dual working modes based on entropy separation model
He et al. ASCH-PUF: A “Zero” Bit Error Rate CMOS Physically Unclonable Function With Dual-Mode Low-Cost Stabilization
Vivek et al. Design and implementation of physical unclonable function in field programmable gate array
Wei et al. A perspective of using frequency-mixing as entropy in random number generation for portable hardware cybersecurity ip
Cao et al. A new reconfigurable true random number generator and physical unclonable function unified chip with on-chip auto-calibration
Zhao et al. A dual-entropy-superposed PUF with in-cell entropy sign-based stabilization
Taneja et al. Fully synthesizable all-digital unified dynamic entropy generation, extraction, and utilization within the same cryptographic core
Halak et al. Physically unclonable functions: Design principles and evaluation metrics
Gan et al. An ALL-MOSFET voltage reference-based PUF featuring low BER sensitivity to vt variations and 163 fJ/Bit in 180-nm CMOS
Wang et al. Register PUF with no power-up restrictions