Nothing Special   »   [go: up one dir, main page]

Sadeghi et al., 2006 - Google Patents

Using level restoring method for dual supply voltage

Sadeghi et al., 2006

Document ID
4248979424141911072
Author
Sadeghi K
Emadi M
Farbiz F
Publication year
Publication venue
19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)

External Links

Snippet

Using level restoring method for dual supply voltage Page 1 Using Level Restoring Method for Dual Supply Voltage K. Sadeghi1, M. Emadi1, F. Farbiz2 1 VLSI Lab, Sharif University of Technology, Tehran, Iran 2 University of Illinois at Urbana Champion, United States …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design

Similar Documents

Publication Publication Date Title
Zhao et al. Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems
Chavan et al. Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells
Cunha et al. Quaternary look-up tables using voltage-mode CMOS logic design
Wang et al. An energy-efficient leakage-tolerant dynamic circuit technique
Kang Elements of low power design for integrated systems
Rjoub et al. Low-power/low-swing domino CMOS logic
Sadeghi et al. Using level restoring method for dual supply voltage
Singh et al. High speed and low power basic digital logic gates, half-adder and full-adder using modified gate diffusion input technology
Mirmotahari et al. Robust low-power CMOS precharge logic
Hossain et al. Dynamic differential signaling based logic families for robust ultra-low power near-threshold computing
Singh et al. Static-switching pulse domino: A switching-aware design technique for wide fan-in dynamic multiplexers
Pettenghi et al. Improved nanopipelined RTD adder using generalized threshold gates
Emadi et al. Using Level Restoring Method for Dual Supply Voltage
Berg et al. Ultra low-voltage and high speed dynamic and static cmos precharge logic
Amelifard et al. Enhancing the efficiency of cluster voltage scaling technique for low-power application
Aswale et al. Comparative study of different low power design techniques for reduction of leakage power in CMOS VLSI circuits
Mahendranath et al. Analysis of two new voltage level converters with various load conditions
Kumar et al. Multi-gate device and summing-circuit co-design robustness studies@ 32-nm technology node
Guduri et al. Novel Pass-transistor Logic based Ultralow Power Variation Resilient CMOS Full Adder
THATIPARTHI et al. A Novel D-Flip-Flop (DFF) Cell Design Methodology Forclock Tree Synthesis Algorithm
Jayapal et al. Precharge Node Based Variable Forward Body Bias for Low-Energy LSIs
Athreya et al. Analysis and Implementation of Subthreshold Adiabatic Logic Design for Ultralow-Power Applications
Lang Design of Low-power Quad-edge-triggered Flip-flop at Switch Level
Mohanty et al. A universal voltage level converter for multi-Vdd based low-power nano-CMOS systems-on-chips (SoCs)
Lakshmikanthan et al. A novel methodology to reduce leakage power in cmos complementary circuits