Nothing Special   »   [go: up one dir, main page]

Velegalati et al., 2013 - Google Patents

Glitch detection in hardware implementations on FPGAs using delay based sampling techniques

Velegalati et al., 2013

Document ID
4123954153997915263
Author
Velegalati R
Shah K
Kaps J
Publication year
Publication venue
2013 Euromicro Conference on Digital System Design

External Links

Snippet

Glitches are the spurious signal transitions, which occur due to unbalanced path delays at the inputs of a gate. Presence of glitches in a digital system increases the number of signal transitions, thereby increasing the dynamic power consumption of the system …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay

Similar Documents

Publication Publication Date Title
Suzuki et al. The glitch PUF: A new delay-PUF architecture exploiting glitch shapes
Kwiatkowski et al. Efficient implementation of multiple time coding lines-based TDC in an FPGA device
CN102292912A (en) Critical-path circuit for performance monitoring
Wild et al. GliFreD: Glitch-free duplication towards power-equalized circuits on FPGAs
Tiri et al. Changing the odds against masked logic
Velegalati et al. Glitch detection in hardware implementations on FPGAs using delay based sampling techniques
Kwiatkowski et al. Multisampling wave union time-to-digital converter
Wild et al. On the problems of realizing reliable and efficient ring oscillator PUFs on FPGAs
Spielmann et al. RDS: FPGA routing delay sensors for effective remote power analysis attacks
Devika et al. Programmable MISR modules for logic BIST based VLSI testing
Wu et al. FPGA-based measurement and evaluation of power analysis attack resistant asynchronous S-Box
EP3324286B1 (en) Generating true random numbers for an integrated circuit
Addabbo et al. Digital nonlinear oscillators in PLDs: Pitfalls and open perspectives for a novel class of true random number generators
Rezgui et al. SET characterization and mitigation in 65-nm CMOS test structures
Shan et al. Evaluation of correlation power analysis resistance and its application on asymmetric mask protected data encryption standard hardware
Jayasinghe et al. 1LUTSensor: Detecting FPGA Voltage Fluctuations using LookUp Tables
Regazzoni et al. Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology
Rožić et al. The monte carlo puf
Potestad-Ordóñez et al. Experimental and timing analysis comparison of FPGA trivium implementations and their vulnerability to clock fault injection
Lefebvre et al. Implementation of a fast relative digital temperature sensor to achieve thermal protection in Zynq SoC technology
Zufeng et al. LDCPUF: A novel FPGA-based physical unclonable function with ultra-low hardware cost
Wang et al. An ultra-low overhead LUT-based PUF for FPGA
García Valderas et al. SET emulation under a quantized delay model
Aktouf Scan Insertion at the Behavioral Level
Wong et al. Timing measurement platform for arbitrary black-box circuits based on transition probability