Ungerer et al., 2018 - Google Patents
Eurolab-4-HPC long-term vision on high-performance computingUngerer et al., 2018
View PDF- Document ID
- 4015245143353351045
- Author
- Ungerer T
- Carpenter P
- Publication year
- Publication venue
- arXiv preprint arXiv:1807.04521
External Links
Snippet
Radical changes in computing are foreseen for the next decade. The US IEEE society wants to" reboot computing" and the HiPEAC Vision 2017 sees the time to" re-invent computing", both by challenging its basic assumptions. This document presents the" EuroLab-4-HPC …
- 238000011160 research 0 abstract description 43
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Bertels et al. | Quantum computer architecture toward full-stack quantum accelerators | |
Ji et al. | FPSA: A full system stack solution for reconfigurable ReRAM-based NN accelerator architecture | |
Nguyen et al. | A classification of memory-centric computing | |
Calimera et al. | The human brain project and neuromorphic computing | |
Deiana et al. | Applications and techniques for fast machine learning in science | |
Huynh et al. | Implementing spiking neural networks on neuromorphic architectures: A review | |
Wang et al. | An energy-efficient nonvolatile in-memory computing architecture for extreme learning machine by domain-wall nanowire devices | |
Silvano et al. | A survey on deep learning hardware accelerators for heterogeneous hpc platforms | |
Moradi et al. | The impact of on-chip communication on memory technologies for neuromorphic systems | |
Duranton et al. | The HiPEAC vision for advanced computing in horizon 2020 | |
Khan et al. | Cinm (cinnamon): A compilation infrastructure for heterogeneous compute in-memory and compute near-memory paradigms | |
Voros et al. | Dynamic system reconfiguration in heterogeneous platforms: the MORPHEUS approach | |
Gadiyar et al. | Artificial intelligence software and hardware platforms | |
Kale | Big data computing: a guide for business and technology managers | |
Chang et al. | DASM: Data-streaming-based computing in nonvolatile memory architecture for embedded system | |
Santos et al. | Survey on near-data processing: Applications and architectures | |
You et al. | New paradigm of FPGA-based computational intelligence from surveying the implementation of DNN accelerators | |
Ungerer et al. | Eurolab-4-HPC long-term vision on high-performance computing | |
Fujisawa et al. | Petascale general solver for semidefinite programming problems with over two million constraints | |
Hill et al. | 21st century computer architecture | |
Gruau et al. | Blob computing | |
Bogdan et al. | Taming extreme heterogeneity via machine learning based design of autonomous manycore systems | |
Xing et al. | Fast truss decomposition in memory | |
Kahng et al. | ML for design QoR prediction | |
Ahsan et al. | Hardware Accelerators for Artificial Intelligence |