Abstract
A floating negative capacitance multiplier circuit is proposed in the paper utilizing only two Current Feedback Operational Amplifiers (CFOAs) and total of three passive elements including two resistors for tuning the multiplication factor and a low valued integrated capacitor. The design does not need any matching conditions and possesses a very high multiplication factor with operational bandwidth of 1 MHz. The potential electronically tunable and temperature insensitive topology is also portrayed with no passive elements by incorporating Operational Trans-conductance Amplifier (OTA). Application in parasitic capacitance cancellation circuit is discussed in brief with SPICE simulations attached in support. A 100 Hz notch filter is also realized to observe the effectiveness of the design.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Ferri G, Pennisi S (1998) A 1.5 V current-mode capacitance multiplier. In: Proceeding of the tenth international conference on microelectronics, pp 9–12. https://doi.org/10.1109/icm.1998.825555
Ferri G, Guerrini N (2001) High-valued passive element simulation using low-voltage low-power current conveyors for fully integrated applications. In: IEEE transactions on circuits and systems II: analog and digital signal processing, 48(4):405–409. https://doi.org/10.1109/82.933805
Khan AA, Bimal S, Dey KK, Roy SS (2002) Current conveyor based R- and C- multiplier circuits. Int. J. Electron. Commun 56(5):312–316. https://doi.org/10.1078/1434-8411-54100121
Minael S, Yuce E, Cicekoglu O (2006) A versatile active circuit for realising floating inductance, capacitance, FDNR and admittance converter. Analog Integrated Circ Sig. Process 47(2):199–202. https://doi.org/10.1007/s10470-006-4079-y
Yuce E (2006) Floating inductance, FDNR and capacitance simulation circuit employing only grounded passive elements. Int J Electron 93(10):679–688. https://doi.org/10.1109/TEL-NET.2017.8343536
Singh S, Jatin, Pandey N, Pandey R (2018) Precision capacitance multiplier with low power and high multiplication factor. In: 5th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, pp. 652–655. https://doi.org/10.1109/spin.2018.8474039
Ahmed MT, Khan IA, Minhaj N (1995) Novel electronically tunable C-multipliers. Electron Lett 31(1):9–11. https://doi.org/10.1049/el:19950018
Prommee P, Somdunyakanok M (2011) CMOS-based current-controlled DDCC and its applications to capacitance multiplier and universal filter. Int J Electron Commun 65(1):1–8. https://doi.org/10.1049/el:19950018
Unhavanich S, Onjan O, Tangsrirat W (2016) Tunable capacitance multiplier with a single voltage differencing buffered amplifier. In: Proceeding IMECS2016, Hong Kong
Al-absi MA (2017) New CMOS tunable floating capacitance multiplier. In: Int J Electron Lett 1–10. https://doi.org/10.1080/21681724.2017.1293167
Yuce E (2010) A novel floating simulation topology composed of only grounded passive components. Int J Electron 97:249–262. https://doi.org/10.1080/00207210903061907
Afzal N, Khan IA (2013) Digitally programmable floating impedance multiplier using DVCC. Int J Electron Commun Comput Technol 66(17):358–361
Siripruchyanan M, Jaikla W (2007) Floating capacitance multiplier using DVCC and CCCIIs. In: Proceedings of the International Symposium on Communications and Information Technologies (ISCIT ‘07), pp 218–221. https://doi.org/10.1109/iscit.2007.4392016
Biolek D, Vavra J, Keskin (2018) CDTA-based capacitance multipliers. In: A.Ü. Circuits system signal process, pp 1–16. https://doi.org/10.1007/s00034-018-0929-y
Singh S, Jatin, Pandey N, Pandey R (2019) Single OTRA based capacitance multiplier. Presented at international conference of advanced research and innovation, Delhi
Arslanalp R, Yücehan T (2007) Capacitance multiplier design by using CFOA. In: International symposium on communications and information technologies. https://doi.org/10.1109/siu.2015.7130102
Lahiri A, Gupta M (2011) Realization of grounded negative capacitance using CFOAs. Circuits Syst Signal Process 30:143–155. https://doi.org/10.1007/s00034-010-9215-3
Al-Absi MA, Abuelma’atti MT (2018) A novel tunable grounded positive and negative impedance multiplier. In: IEEE Transactions on circuits and systems II: express briefs. https://doi.org/10.1109/tcsii.2018.2874511
Palumbo G, Pennissi S (2001) Current feedback amplifiers versus voltage operational amplifiers. IEEE Trans Circuits Syst I 48(5):617–623. https://doi.org/10.1109/81.922465
Lidgey FJ, Hayatleh K (1997) Current-feedback operational amplifiers and applications. Electron Commun Eng J 9(4):176–182. https://doi.org/10.1049/ecej:19970404
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Singh, S., Pandey, N., Pandey, R. (2020). CFOA Based Negative Floating Capacitance Multiplier. In: Zakaria, Z., Ahmad, R. (eds) Advances in Electronics Engineering. Lecture Notes in Electrical Engineering, vol 619. Springer, Singapore. https://doi.org/10.1007/978-981-15-1289-6_22
Download citation
DOI: https://doi.org/10.1007/978-981-15-1289-6_22
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-1288-9
Online ISBN: 978-981-15-1289-6
eBook Packages: EngineeringEngineering (R0)