Nothing Special   »   [go: up one dir, main page]

Skip to content
View chengdejerrylin's full-sized avatar

Highlights

  • Pro

Block or report chengdejerrylin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. dclab_final dclab_final Public

    Tank Game implementation on FPGA

    SystemVerilog 1

  2. Electrical-Engineering-Lab---networking-and-Multinmedia Electrical-Engineering-Lab---networking-and-Multinmedia Public

    Final project of networking and Multinmedia

    Jupyter Notebook 1

  3. Fraig Fraig Public

    Functionally Reduced And-Inverter Graph (FRAIG)

    C++ 1

  4. Image_Convolutional_Circuit_Design Image_Convolutional_Circuit_Design Public

    Final project of Integrated Circuit Design in 2019 Spring

    Verilog

  5. Smith_Waterman_Hardware_Implementation Smith_Waterman_Hardware_Implementation Public

    Bachelor project from the professor Yi-Chang Lu in NTUEE

    Verilog

  6. web_learning web_learning Public

    Self learning about web

    Python