article

The IBM RT PC ROMP processor and memory management unit architecture

Authors:

R. O. Simpson,

P. D. HesterAuthors Info & Claims

IBM Systems Journal, Volume 26, Issue 4

Pages 346 - 360

https://doi.org/10.1147/sj.264.0346

Published: 01 December 1987 Publication History

Abstract

No abstract available.

References

[1]

M. E. Hopkins, "A perspective on the 801/Reduced Instruction Set Computer," IBM Systems Journal 26, No. 1, 107-121 (1987).

Digital Library

Google Scholar

[2]

G. Radin, "The 801 minicomputer," SIGARCH Computer Architecture News 10, No. 2, 39-47 (March 1982). Revised version published in IBM Journal of Research and Development 27, No. 3, 237-246 (May 1983).

Digital Library

Google Scholar

[3]

M. Auslander and M. E. Hopkins, "An overview of the PL.8 compiler," ACM SIGPLAN Notices 17, No. 26, 22-31 (June 1982); Proceedings of the SIGPLAN '82 Symposium on Compiler Writing, Boston, MA, June 23-25, 1982.

Digital Library

Google Scholar

[4]

G. J. Chaitin, "Register allocation and spilling via graph coloring," ACM SIGPLAN Notices 17, No. 26, 98-105 (June 1982); Proceedings of the SIGPLAN '82 Symposium on Compiler Writing, Boston, MA, June 23-25, 1982.

Digital Library

Google Scholar

[5]

M. E. Hopkins, "Compiling for the RT PC ROMP," RT Personal Computer Technology (pp. 76-82), SA23-1057 (1986).

Google Scholar

[6]

V. Markstein, J. Cocke, and P. Markstein, "Optimization of range checking," ACM SIGPLAN Notices 17, No. 26, 114-229 (June 1982); Proceedings of the SIGPLAN '82 Symposium on Compiler Writing, Boston, MA, June 23-25, 1982; published by the Association for Computing Machinery, 11 West 42nd Street, New York, NY 10036. See also "The IBM RT PC Subroutine Linkage Conventions," RT Personal Computer Technology (pp. 131-133), SA23-1057 (1986).

Digital Library

Google Scholar

[7]

P. D. Hester, R. O. Simpson, and A. Chang, "The IBM RT PC ROMP and Memory Management Unit Architecture," RT Personal Computer Technology (pp. 48-56), SA23-1057 (1986).

Google Scholar

[8]

R. O. Simpson, "The IBM RT Personal Computer," BYTE 11, No. 12, 43-78 (November 1986).

Digital Library

Google Scholar

[9]

IBM Corporation, IBM RT PC Advanced Interactive Executive Operating System Assembler Language Reference, 59X7994 (1986).

Google Scholar

[10]

A. Chang and M. F. Mergen, "801 Storage architecture and programming," Proceedings of the 11th ACM Symposium on Operating Systems Principles, 1987.

Crossref

Google Scholar

Cited By

View all

Karger P(2007)Performance and security lessons learned from virtualizing the alpha processorACM SIGARCH Computer Architecture News10.1145/1273440.125071135:2(392-401)Online publication date: 9-Jun-2007
https://dl.acm.org/doi/10.1145/1273440.1250711
Karger PTullsen DCalder B(2007)Performance and security lessons learned from virtualizing the alpha processorProceedings of the 34th annual international symposium on Computer architecture10.1145/1250662.1250711(392-401)Online publication date: 9-Jun-2007
https://dl.acm.org/doi/10.1145/1250662.1250711
Burgess BUllah NVan Overen POgden D(1994)The PowerPC 603 microprocessorCommunications of the ACM10.1145/175208.17521237:6(34-42)Online publication date: 1-Jun-1994
https://dl.acm.org/doi/10.1145/175208.175212
Show More Cited By

Index Terms

The IBM RT PC ROMP processor and memory management unit architecture
1. Applied computing
  1. Computers in other domains
    1. Personal computers and PC applications
2. Hardware
  1. Integrated circuits

Recommendations

IBM Power9 Processor Architecture

The IBM Power9 processor has an enhanced core and chip architecture that provides superior thread performance and higher throughput. The core and chip architectures are optimized for emerging workloads to support the needs of next-generation computing. ...
Programming the Linpack benchmark for the IBM PowerXCell 8i processor
High Performance Computing with the Cell Broadband Engine

In this paper we present the design and implementation of the Linpack benchmark for the IBM BladeCenter QS22, which incorporates two IBM PowerXCell 8i ¹ processors. The PowerXCell 8i is a new implementation of the Cell Broadband Engine™ ² architecture ...
IBM POWER8 processor core microarchitecture

The POWER8™ processor is the latest RISC (Reduced Instruction Set Computer) microprocessor from IBM. It is fabricated using the company's 22-nm Silicon on Insulator (SOI) technology with 15 layers of metal, and it has been designed to significantly ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

IBM Systems Journal Volume 26, Issue 4

Dec. 1987

127 pages

ISSN:0018-8670

Editor:
Gary Gershon

Issue’s Table of Contents

Publisher

IBM Corp.

United States

Publication History

Published: 01 December 1987

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Karger P(2007)Performance and security lessons learned from virtualizing the alpha processorACM SIGARCH Computer Architecture News10.1145/1273440.125071135:2(392-401)Online publication date: 9-Jun-2007
https://dl.acm.org/doi/10.1145/1273440.1250711
Karger PTullsen DCalder B(2007)Performance and security lessons learned from virtualizing the alpha processorProceedings of the 34th annual international symposium on Computer architecture10.1145/1250662.1250711(392-401)Online publication date: 9-Jun-2007
https://dl.acm.org/doi/10.1145/1250662.1250711
Burgess BUllah NVan Overen POgden D(1994)The PowerPC 603 microprocessorCommunications of the ACM10.1145/175208.17521237:6(34-42)Online publication date: 1-Jun-1994
https://dl.acm.org/doi/10.1145/175208.175212
Diefendorff KOehler RHochsprung R(1994)Evolution of the PowerPC ArchitectureIEEE Micro10.1109/40.27283614:2(34-49)Online publication date: 1-Apr-1994
https://dl.acm.org/doi/10.1109/40.272836
Oehler RGroves R(1990)IBM RISC System/6000 processor architectureIBM Journal of Research and Development10.1147/rd.341.002334:1(23-36)Online publication date: 3-Jan-1990
https://dl.acm.org/doi/10.1147/rd.341.0023
Braunstein ARiley MWilkes J(1989)Improving the efficiency of UNIX buffer cachesACM SIGOPS Operating Systems Review10.1145/74851.7485823:5(71-82)Online publication date: 1-Nov-1989
https://dl.acm.org/doi/10.1145/74851.74858
Braunstein ARiley MWilkes JAndrews G(1989)Improving the efficiency of UNIX buffer cachesProceedings of the twelfth ACM symposium on Operating systems principles10.1145/74850.74858(71-82)Online publication date: 1-Nov-1989
https://dl.acm.org/doi/10.1145/74850.74858
Loucks LSauer C(1987)Advanced interactive executive (AIX) operating system overviewIBM Systems Journal10.1147/sj.264.032626:4(326-345)Online publication date: 1-Dec-1987
https://dl.acm.org/doi/10.1147/sj.264.0326

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Index Terms

Recommendations

IBM Power9 Processor Architecture

Programming the Linpack benchmark for the IBM PowerXCell 8i processor

IBM POWER8 processor core microarchitecture

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations