article

Blue Gene/L torus interconnection network

Authors:

M. A. Blumrich,

M. E. Giampapa,

P. Heidelberger,

B. D. Steinmacher-Burow,

P. VranasAuthors Info & Claims

IBM Journal of Research and Development, Volume 49, Issue 2

Pages 265 - 276

https://doi.org/10.1147/rd.492.0265

Published: 01 March 2005 Publication History

Abstract

The main interconnect of the massively parallel Blue Gene®/L is a three-dimensional torus network with dynamic virtual cut-through routing. This paper describes both the architecture and the microarchitecture of the torus and a network performance simulator. Both simulation results and hardware measurements are presented.

References

[1]

N. R. Adiga et al., "An Overview of the Blue Gene/L Supercomputer," Proceedings of the ACM/IEEE Conference on Supercomputing, November 2002, pp. 1-22; see www. sc-conference.org/sc2002/.

[2]

S. Scott and G. Thorson, "The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus," Proceedings of HOT Interconnects IV, August 1996, pp. 147-156.

[3]

P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks 3, 267-286 (1979).

[4]

High-Performance Parallel Interface (HIPPI) Standards Activities; see http://www.hippi.org.

[5]

D. K. Panda, S. Singal, and R. Kesavan, "Multidestination Message Passing in Wormhole k-ary n-cube Networks with Base Routing Conformed Paths," IEEE Trans. Parallel & Distr. Syst. 10, No. 1, 76-96 (January 1999).

Digital Library

[6]

W. J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel & Distr. Syst. 3, No. 2, 194-205 (March 1992).

Digital Library

[7]

W. J. Dally and C. L. Seitz, "Deadlock Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers C-36, No. 5, 547-553 (May 1987).

[8]

J. Duato and T. M. Pinkston, "A General Theory for Deadlock-Free Adaptive Routing Using a Mixed Set of Resources," IEEE Trans. Parallel & Distr. Syst. 12, No. 12, 1219-1235 (December 2001).

Digital Library

[9]

V. Puente, R. Beivide, J. A. Gregorio, J. M. Prellezo, J. Duato, and C. Izu, "Adaptive Bubble Router: A Design to Improve Performance in Torus Networks," Proceedings of the IEEE International Conference on Parallel Processing, September 1999, pp. 58-67.

[10]

V. Puente, C. Izu, R. Beivide, J. A. Gregorio, F. Vallejo, and J. M. Prellezo, "The Adaptive Bubble Router," J. Parallel & Distr. Computing 61, No. 9, 1180-1208 (September 2001).

Digital Library

[11]

W. J. Dally, L. R. Dennison, D. Harris, K. Kan, and T. Xanthoppulos, "Architecture and Implementation of the Reliable Router," Proceedings of HOT Interconnects II, August 1994, pp. 122-133.

[12]

Q. Yu, D. Towsley, and P. Heidelberger, "Time-Driven Parallel Simulation of Multistage Interconnection Networks," Proceedings of the Society for Computer Simulation (SCS) Multiconference on Distributed Simulation, March 1989, pp. 191-196.

[13]

C. Benveniste and P. Heidelberger, "Parallel Simulation of the IBM SP2 Interconnection Network," Proceedings of the IEEE Winter Simulation Conference, December 1995, pp. 584-589.

[14]

P. M. Dickens, P. Heidelberger, and D. M. Nicol, "Parallelized Direct Execution Simulation of Message-Passing Parallel Programs," IEEE Trans. Parallel & Distr. Syst. 7, No. 10, 1090-1105 (October 1996).

Digital Library

[15]

D. Nicol, C. Micheal, and P. Inouye, "Efficient Aggregation of Multiple LPs in Distributed Memory Parallel Simulations," Proceedings of the Winter Simulation Conference, December 1989, pp. 680-685.

[16]

M. E. Giampapa, R. Bellofatto, M. A. Blumrich, D. Chen, M. B. Dombrowa, A. Gara, R. A. Haring, P. Heidelberger, D. Hoenicke, G. V. Kopcsay, B. J. Nathanson, B. D. Steinmacher-Burow, M. Ohmacht, V. Salapura, and P. Vranas, "Blue Gene/L Advanced Diagnostics Environment," IBM J. Res. & Dev. 49, No. 2/3, 319-331 (2005, this issue).

Digital Library

Cited By

Zhang QZhou SYang L(2024)Link fault tolerability of 3-ary n-cube based on g-good-neighbor r-component edge-connectivityThe Journal of Supercomputing10.1007/s11227-024-06342-z80:16(24738-24757)Online publication date: 1-Nov-2024
https://dl.acm.org/doi/10.1007/s11227-024-06342-z
Theodorakos KMauricio Agudelo OSchreurs JSuykens JDe Moor B(2023)Island Transpeciation: A Co-Evolutionary Neural Architecture Search, Applied to Country-Scale Air-Quality ForecastingIEEE Transactions on Evolutionary Computation10.1109/TEVC.2022.318950027:4(878-892)Online publication date: 1-Aug-2023
https://dl.acm.org/doi/10.1109/TEVC.2022.3189500
Sharma ASangeetha R(2021)Hardware Implementation of Contention Resolution in a 4 × 4 Torus Network with Binary Optimized Routing AlgorithmWireless Personal Communications: An International Journal10.1007/s11277-021-08540-x120:2(1863-1872)Online publication date: 1-Sep-2021
https://dl.acm.org/doi/10.1007/s11277-021-08540-x
Show More Cited By

Blue Gene/L torus interconnection network

Recommendations

A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
A multilayer nanophotonic interconnection network for on-chip many-core communications
DAC '10: Proceedings of the 47th Design Automation Conference

Multi-core chips or chip multiprocessors (CMPs) are becoming the de facto architecture for scaling up performance and taking advantage of the increasing transistor count on the chip within reasonable power consumption levels. The projected increase in ...
Twisted Torus Topologies for Enhanced Interconnection Networks

Many current parallel computers are built around a torus interconnection network. Machines from Cray, HP, and IBM, among others, make use of this topology. In terms of topological advantages, square (2D) or cubic (3D) tori would be the topologies of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IBM Journal of Research and Development

IBM Journal of Research and Development Volume 49, Issue 2

March 2005

302 pages

ISSN:0018-8646

Issue’s Table of Contents

Publisher

IBM Corp.

United States

Publication History

Published: 01 March 2005

Accepted: 15 June 2004

Received: 06 May 2004

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

73
Total Citations
View Citations
3
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang QZhou SYang L(2024)Link fault tolerability of 3-ary n-cube based on g-good-neighbor r-component edge-connectivityThe Journal of Supercomputing10.1007/s11227-024-06342-z80:16(24738-24757)Online publication date: 1-Nov-2024
https://dl.acm.org/doi/10.1007/s11227-024-06342-z
Theodorakos KMauricio Agudelo OSchreurs JSuykens JDe Moor B(2023)Island Transpeciation: A Co-Evolutionary Neural Architecture Search, Applied to Country-Scale Air-Quality ForecastingIEEE Transactions on Evolutionary Computation10.1109/TEVC.2022.318950027:4(878-892)Online publication date: 1-Aug-2023
https://dl.acm.org/doi/10.1109/TEVC.2022.3189500
Sharma ASangeetha R(2021)Hardware Implementation of Contention Resolution in a 4 × 4 Torus Network with Binary Optimized Routing AlgorithmWireless Personal Communications: An International Journal10.1007/s11277-021-08540-x120:2(1863-1872)Online publication date: 1-Sep-2021
https://dl.acm.org/doi/10.1007/s11277-021-08540-x
Xiang XSigdel PTzeng N(2020)Bufferless Network-on-Chips With Bridged Multiple Subnetworks for Deflection Reduction and Energy SavingsIEEE Transactions on Computers10.1109/TC.2019.295930769:4(577-590)Online publication date: 10-Mar-2020
https://dl.acm.org/doi/10.1109/TC.2019.2959307
Deng YGuo MRamos AHuang XXu ZLiu W(2020)Optimal low-latency network topologies for cluster performance enhancementThe Journal of Supercomputing10.1007/s11227-020-03216-y76:12(9558-9584)Online publication date: 1-Dec-2020
https://dl.acm.org/doi/10.1007/s11227-020-03216-y
Mencagli GFrança FBentes CJusten Marzulo LLima Pilla MWyrzykowski RDeelman EStegailov VDlinnova EIsmagilov TKhalilov MKondratyuk NMakagon DSemenov ASimonov ASmirnov GTimofeev A(2019)Angara interconnect makes GPU-based Desmos supercomputer an efficient tool for molecular dynamics calculationsInternational Journal of High Performance Computing Applications10.1177/109434201982666733:3(507-521)Online publication date: 1-May-2019
https://dl.acm.org/doi/10.1177/1094342019826667
Andújar FColl SAlonso MLópez PMartínez J(2019)POWARACM Transactions on Architecture and Code Optimization10.1145/329344515:4(1-22)Online publication date: 8-Jan-2019
https://dl.acm.org/doi/10.1145/3293445
Izu CVallejo E(2019)Impact of Network Fairness on the Performance of Parallel SystemsProceedings of the Australasian Computer Science Week Multiconference10.1145/3290688.3290706(1-10)Online publication date: 29-Jan-2019
https://dl.acm.org/doi/10.1145/3290688.3290706
Ross CCarothers CMubarak MRoss RLi JMa KJohansson BJain S(2018)Leveraging shared memory in the ross time warp simulator for complex network simulationsProceedings of the 2018 Winter Simulation Conference10.5555/3320516.3320974(3837-3848)Online publication date: 9-Dec-2018
https://dl.acm.org/doi/10.5555/3320516.3320974
Eberle HDennison L(2018)Light-weight protocols for wire-speed orderingProceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis10.5555/3291656.3291664(1-12)Online publication date: 11-Nov-2018
https://dl.acm.org/doi/10.5555/3291656.3291664
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents