article

Free access

Hardware/software tradeoffs for increased performance

Authors:

John GillAuthors Info & Claims

ACM SIGARCH Computer Architecture News, Volume 10, Issue 2

Pages 2 - 11

https://doi.org/10.1145/964750.801820

Published: 01 March 1982 Publication History

PDF eReader

Abstract

Most new computer architectures are concerned with maximizing performance by providing suitable instruction sets for compiled code and providing support for systems functions. We argue that the most effective design methodology must make simultaneous tradeoffs across all three areas: hardware, software support, and systems support. Recent trends lean towards extensive hardware support for both the compiler and operating systems software. However, consideration of all possible design tradeoffs may often lead to less hardware support. Several examples of this approach are presented, including: omission of condition codes, word-addressed machines, and imposing pipeline interlocks in software. The specifics and performance of these approaches are examined with respect to the MIPS processor.

References

[1]

Aho, A.V. and Ullman J.D., Principles of Compiler Design. Addison Wesley, Menlo Park, 1977.

Digital Library

Google Scholar

[2]

Baskett, F. Puzzle: an informal compute bound benchmark. Widely circulated and run.

Google Scholar

[3]

Chaitin, Auslander, Chandra, Cocke, Hopkins, Markstein. Register Allocation by Coloring. Research Report 8395, IBM., 1981.

Crossref

Google Scholar

[4]

DEC VAX11 Architecture Handbook. Digital Equipment Corp., Maynard, MA., 1979.

Google Scholar

[5]

Hennessy, J.L., Jouppi, N., Baskett, F., and Gill, J. MIPS: A VLSI Processor Architecture. Proc. CMU Conference on VLSI Systems and Computations, October, 1981.

Crossref

Google Scholar

[6]

Hennessy, J.L. and Gross, T.R. Code Generation and Reorganization in the Presence of Pipeline Constraints. Proc. Ninth POPL Conference, ACM, January, 1982.

Digital Library

Google Scholar

[7]

Hennessy, J.L. and Gross, T.R. Optimizing Branch Delays. Computer Systems Lab., Stanford University, 1981.

Google Scholar

[8]

Johnson, S.C. A 32-Bit Processor Design. Tech. Rept. Computing Science #80, Bell Labortories, Murray Hill, April, 1979.

Google Scholar

[9]

Lunde, A. "Empirical Evaluation of Some Features of Instruction Set Processor Architectures." CACM 20, 3 (March 1977), 143-152.

Digital Library

Google Scholar

[10]

Murphy, B.T. and Molinelli, J.J. A 32-Bit Single Chip CMOS Microprocessor. Seminar given at the Integrated Circuits Laboratory, Stanford University, May 22, 1981.

Google Scholar

[11]

Patterson, D.A. and Sequin C.H. RISC-I: A Reduced Instruction Set VLSI Computer. Proc. of the Eighth Annual Symposium on Computer Architecture, Minneapolis, Minn., May, 1981.

Digital Library

Google Scholar

[12]

Patterson, D.A. and Ditzel, D.R. "The Case for the Reduced Instruction Set Computer." Computer Architecture News 9, 3 (October 1980).

Digital Library

Google Scholar

[13]

Shustek, L.J. Analysis and Performance of Computer Instruction Sets. Ph.D. Th., Stanford University, May 1977. Also published as SLAC Report 205.

Digital Library

Google Scholar

Cited By

View all

Bronnenberg WJanssens MOdijk ETwist R(2005)The architecture of DOOMFuture Parallel Computers10.1007/3-540-18203-9_6(227-269)Online publication date: 28-May-2005
https://doi.org/10.1007/3-540-18203-9_6
KATEVENIS MSÉQUIN CPATTERSON DSHERBURNE R(1986)RISC: Effective Architectures for VLSI ComputersVLSI Design10.1016/B978-0-12-234114-4.50006-3(35-79)Online publication date: 1986
https://doi.org/10.1016/B978-0-12-234114-4.50006-3
Korthauer ERichter L(1984)Are RISCs subsets of CISCs? A discussion of reduced versus complex instruction setsMicroprocessing and Microprogramming10.1016/0165-6074(84)90108-X14:1(1-8)Online publication date: Aug-1984
https://doi.org/10.1016/0165-6074(84)90108-X
Show More Cited By

Index Terms

Hardware/software tradeoffs for increased performance
1. Computer systems organization
  1. Architectures
    1. Serial architectures
2. General and reference
  1. Cross-computing tools and techniques
    1. Performance

Recommendations

Hardware/software tradeoffs for increased performance
ASPLOS I: Proceedings of the first international symposium on Architectural support for programming languages and operating systems

Most new computer architectures are concerned with maximizing performance by providing suitable instruction sets for compiled code and providing support for systems functions. We argue that the most effective design methodology must make simultaneous ...
Hardware/software tradeoffs for increased performance
Hardware/software tradeoffs for increased performance
Proceedings of the 1982 symposium on Architectural support for programming languages and operating systems

Most new computer architectures are concerned with maximizing performance by providing suitable instruction sets for compiled code and providing support for systems functions. We argue that the most effective design methodology must make simultaneous ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 10, Issue 2

March 1982

209 pages

ISSN:0163-5964

DOI:10.1145/964750

Issue’s Table of Contents

ASPLOS I: Proceedings of the first international symposium on Architectural support for programming languages and operating systems
March 1982
209 pages
ISBN:0897910664
DOI:10.1145/800050
Chairmen:
David R. Ditzel,
Lloyd I. Dickman

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 1982

Published in SIGARCH Volume 10, Issue 2

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

92
Total Citations
View Citations
1,132
Total Downloads

Downloads (Last 12 months)190
Downloads (Last 6 weeks)38

Reflects downloads up to 29 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bronnenberg WJanssens MOdijk ETwist R(2005)The architecture of DOOMFuture Parallel Computers10.1007/3-540-18203-9_6(227-269)Online publication date: 28-May-2005
https://doi.org/10.1007/3-540-18203-9_6
KATEVENIS MSÉQUIN CPATTERSON DSHERBURNE R(1986)RISC: Effective Architectures for VLSI ComputersVLSI Design10.1016/B978-0-12-234114-4.50006-3(35-79)Online publication date: 1986
https://doi.org/10.1016/B978-0-12-234114-4.50006-3
Korthauer ERichter L(1984)Are RISCs subsets of CISCs? A discussion of reduced versus complex instruction setsMicroprocessing and Microprogramming10.1016/0165-6074(84)90108-X14:1(1-8)Online publication date: Aug-1984
https://doi.org/10.1016/0165-6074(84)90108-X
Wilkes MFisher JTracz WHopkins B(1982)Keynote address - the processor instruction setProceedings of the 15th annual workshop on Microprogramming10.5555/800036.800928(3-5)Online publication date: 5-Oct-1982
https://dl.acm.org/doi/10.5555/800036.800928
Wilkes M(1982)Keynote address - the processor instruction setACM SIGMICRO Newsletter10.1145/1014194.80092813:4(3-5)Online publication date: 5-Oct-1982
https://dl.acm.org/doi/10.1145/1014194.800928
Darche P(2020)ReferencesMicroprocessor 410.1002/9781119801979.refs(197-210)Online publication date: 11-Dec-2020
https://doi.org/10.1002/9781119801979.refs
Darche P(2020)ReferencesMicroprocessor 310.1002/9781119788010.refs(179-191)Online publication date: 6-Nov-2020
https://doi.org/10.1002/9781119788010.refs
McFarlin DZilles C(2015)Branch vanguardACM SIGARCH Computer Architecture News10.1145/2872887.275040043:3S(323-335)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2872887.2750400
McFarlin DZilles CMarr DAlbonesi D(2015)Branch vanguardProceedings of the 42nd Annual International Symposium on Computer Architecture10.1145/2749469.2750400(323-335)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2749469.2750400
Großschädl JPage DTillich S(2012)Efficient java implementation of elliptic curve cryptography for J2ME-Enabled mobile devicesProceedings of the 6th IFIP WG 11.2 international conference on Information Security Theory and Practice: security, privacy and trust in computing systems and ambient intelligent ecosystems10.1007/978-3-642-30955-7_17(189-207)Online publication date: 20-Jun-2012
https://dl.acm.org/doi/10.1007/978-3-642-30955-7_17
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Index Terms

Recommendations