Article

Free access

Inference machine: From sequential to parallel

Author:

Shunichi UchidaAuthors Info & Claims

ISCA '83: Proceedings of the 10th annual international symposium on Computer architecture

Pages 410 - 416

https://doi.org/10.1145/800046.801681

Published: 13 June 1983 Publication History

PDF eReader

Abstract

In this paper, the research and development plan for computer architecture in the fifth generation computer system project ( FGCS Project) is described, focusing on the research on the inference machine.

References

[1]

Moto-oka, T. "Overview to the fifth generation computer system project", Proc. of 10th Int'l Sympo. on Computer Architecture, June 1983.

Digital Library

Google Scholar

[2]

Uchida, S. "Toward a New Generation Computer Architecture", in VLSI Architecture as chap. 19, Prentice Hall ( to appear ), and also as Tech. Rep. of ICOT, TR-001, Aug. 1982.

Google Scholar

[3]

Chikayama, T., et al, "A Draft Proposal of Fifth Generation Kernel Language", Tech. Memo of ICOT, TM-007, Dec. 1982.

Google Scholar

[4]

Pereira,L.M., Pereira,F.C.N. and Warren,D.H.D. "User's Guide to DEC system-10 PROLOG", Sept. 1978.

Google Scholar

[5]

Kahn,K.M. "The implementation of Uniform, A Knowledge-Representation/Programming Language based upon Equivalence of Descriptions", Tech. Rep. of UPMAIL, Dec. 1981.

Google Scholar

[6]

Clark, K.L. and Gregory, S. "A relational language for parallel programming", Res. Rep. DOC 81/16, Dept. of Computing, Imperial College of Science and Technology, University of London, July 1981.

Google Scholar

[7]

Clark,K.L. and Gregory, S. "PARLOG: A parallel Logic Programing Language", Res. Rep. DOC 83/5, Dept. of Computing, Imperial College of Science and Technology, University of London, July 1981.

Google Scholar

[8]

Shapiro, E.Y. "A Subset of Concurrent Prolog and Its Interpreter", Tech. Rep. of ICOT, TR-003, Feb. 1983.

Google Scholar

[9]

Arvind, et al, "An asynchronous programming language and computing machine", Tech. Rep. No.114A, UCI, 1976.

Google Scholar

[10]

Amamiya, M., et al, "A list-processing oriented dataflow machine architecture", AFIPS NCC, pp.143-151, 1982.

Google Scholar

[11]

Furukawa, K., et al, "Prolog Interpreter Based on Concurrent Programming", Proc. of the First Int'l Logic Programming Conf. pp. 38-44, Sept. 1982.

Google Scholar

[12]

Conery, J.S. and Kibler, D.F., "Parallel Interpretation of Logic Programs", Proc. of the Conf. on Functional Programming Languages and Computer Architecture, pp. 163-170, Oct. 1981.

Digital Library

Google Scholar

[13]

Greene, K.J., "A Concurrent unification Algorithm", Res. Rep. of Logic Programming Group, Syracuse Univ., Nov. 1982.

Google Scholar

Cited By

View all

Kurfeß F(2005)Potentiality of parallelism in logicParallelization in Inference Systems10.1007/3-540-55425-4_1(1-25)Online publication date: 28-May-2005
https://doi.org/10.1007/3-540-55425-4_1
Treleaven PRefenes ALees KMcCabe S(2005)Computer architectures for artificial intelligenceFuture Parallel Computers10.1007/3-540-18203-9_15(416-492)Online publication date: 28-May-2005
https://doi.org/10.1007/3-540-18203-9_15
Treleaven P(2005)Future parallel computersCONPAR 8610.1007/3-540-16811-7_151(40-47)Online publication date: 31-May-2005
https://doi.org/10.1007/3-540-16811-7_151
Show More Cited By

Index Terms

Inference machine: From sequential to parallel

Recommendations

Inference machine: From sequential to parallel

In this paper, the research and development plan for computer architecture in the fifth generation computer system project ( FGCS Project) is described, focusing on the research on the inference machine.
Efficient FPGA-Based Inference Architectures for Deep Learning Networks
Stochastic variational inference

We develop stochastic variational inference, a scalable algorithm for approximating posterior distributions. We develop this technique for a large class of probabilistic models and we demonstrate it with two probabilistic topic models, latent Dirichlet ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISCA '83: Proceedings of the 10th annual international symposium on Computer architecture

June 1983

424 pages

ISBN:0897911016

DOI:10.1145/800046

ACM SIGARCH Computer Architecture News Volume 11, Issue 3
June 1983
413 pages
ISSN:0163-5964
DOI:10.1145/1067651
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 1983

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
241
Total Downloads

Downloads (Last 12 months)34
Downloads (Last 6 weeks)5

Reflects downloads up to 24 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kurfeß F(2005)Potentiality of parallelism in logicParallelization in Inference Systems10.1007/3-540-55425-4_1(1-25)Online publication date: 28-May-2005
https://doi.org/10.1007/3-540-55425-4_1
Treleaven PRefenes ALees KMcCabe S(2005)Computer architectures for artificial intelligenceFuture Parallel Computers10.1007/3-540-18203-9_15(416-492)Online publication date: 28-May-2005
https://doi.org/10.1007/3-540-18203-9_15
Treleaven P(2005)Future parallel computersCONPAR 8610.1007/3-540-16811-7_151(40-47)Online publication date: 31-May-2005
https://doi.org/10.1007/3-540-16811-7_151
Sarma DWu CMatthews M(1990)Pipelined OR-parallelism architecture for parallel execution of PrologProceedings of the 3rd international conference on Industrial and engineering applications of artificial intelligence and expert systems - Volume 210.1145/98894.98940(864-873)Online publication date: 1-Jun-1990
https://dl.acm.org/doi/10.1145/98894.98940
Wah BLi G(1986)Survey on special purpose computer architectures for AIACM SIGART Bulletin10.1145/15715.15718(28-46)Online publication date: 1-Apr-1986
https://dl.acm.org/doi/10.1145/15715.15718
Woo NGannon TAgerwala TFreiman C(1985)A hardware unification unitProceedings of the 12th annual international symposium on Computer architecture10.5555/327010.327203(198-205)Online publication date: 1-Jun-1985
https://dl.acm.org/doi/10.5555/327010.327203
Nakazaki RKonagaya AHabata SShimazu HUmemutra MYamamoto MYokota MChikayama TGannon TAgerwala TFreiman C(1985)Design of a high-speed Prolog machine (HPM)Proceedings of the 12th annual international symposium on Computer architecture10.5555/327010.327163(191-197)Online publication date: 1-Jun-1985
https://dl.acm.org/doi/10.5555/327010.327163
Woo N(1985)A hardware unification unitACM SIGARCH Computer Architecture News10.1145/327070.32720313:3(198-205)Online publication date: 1-Jun-1985
https://dl.acm.org/doi/10.1145/327070.327203
Nakazaki RKonagaya AHabata SShimazu HUmemutra MYamamoto MYokota MChikayama T(1985)Design of a high-speed Prolog machine (HPM)ACM SIGARCH Computer Architecture News10.1145/327070.32716313:3(191-197)Online publication date: 1-Jun-1985
https://dl.acm.org/doi/10.1145/327070.327163
Balbin ILecot KBalbin ILecot K(1985)Hardware Architectures for Logic ProgrammingLogic Programming10.1007/978-94-009-5044-3_9(143-151)Online publication date: 1985
https://doi.org/10.1007/978-94-009-5044-3_9
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Inference machine: From sequential to parallel

Efficient FPGA-Based Inference Architectures for Deep Learning Networks

Stochastic variational inference