Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/800046.801646acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
Article
Free access

Performance of shared cache for parallel-pipelined computer systems

Published: 13 June 1983 Publication History

Abstract

Shared-cache memory organizations for parallel-pipelined multiple instruction stream processors avoid the cache coherence problem of private caches by sharing single copies of common blocks. A shared cache may have a higher hit ratio, but suffers performance degradation due to access conflicts.
Effective shared cache organizations are proposed which retain the cache coherency advantage and which have very low access conflict even with very high request rates. Analytic expressions for performance based on a Markov model have been found for several important cases. Performance of shared cache organizations and design tradeoffs are discussed.

References

[1]
M. Satyanarayanan, "Commercial Multiprocessing Systems," Computer, pp. 75-96, May 1980.
[2]
L. M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Comput., vol. C-27, No. 12, pp. 1112-1118, December 1978.
[3]
C. K. Tang, "Cache System Design in the Tightly Coupled Multiprocessor System," AFIPS Proc. NCC, vol. 45, pp. 749-753, 1976.
[4]
P. C. C. Yeh, "Shared Cache Organization for Multiple-Stream Computer Systems," Report R-904, University of Illinois, Urbana, Ill., January 1981.
[5]
C. G. Bell and W. A. Wulf, "C.mmp - A Multiminiprocessor," AFIPS Proc. FJCC, vol. 41, Part II, pp. 765-777, 1972.
[6]
K. R. Kaplan and R. O. Winder, "Cache-Based Computer Systems," Computer, pp. 30-36, March 1973.
[7]
P. C. C. Yeh, J. H. Patel, and E. S. Davidson, "Shared Cache for Multiple Computer Systems," IEEE Trans. Comput., vol. C-32, pp. 38-47, Jan. 1983.
[8]
F. A. Briggs and E. S. Davidson, "Organization of Semiconductor Memories for Parallel-Pipelined Processors," IEEE Trans. Comput., vol. C-26, pp. 162-169, February 1977.
[9]
L. E. Shar and E. S. Davidson, "A Multiminiprocessor System Implemented Through Pipelining," Computer, vol. 7, No. 2, pp. 42-51, February 1974.
[10]
W. J. Kaminsky and E. S. Davidson, "Developing a Multiple-Instruction-Stream Single-Chip Processor," Computer, vol. 12, No. 12, pp. 66-76, December 1979.
[11]
J. S. Emer and E. S. Davidson, "Control Store Organization for Multiple Stream Pipelined Processors," Proc. Int'l Conf. on Parallel Processing, pp. 43-48, 1978.
[12]
A. J. Smith, "Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through," Commun. ACM, vol. 26, No. 1, pp. 6-27, January 1979.

Cited By

View all
  • (2002)Shared cache architectures for decision support systemsPerformance Evaluation10.1016/S0166-5316(02)00135-949:1-4(283-298)Online publication date: 1-Sep-2002
  • (1994)Considerations for optoelectronic shared cache parallel computersFirst International Workshop on Massively Parallel Processing Using Optical Interconnections10.1109/MPPOI.1994.336621(241-251)Online publication date: 1994
  • (1993)Performance Evaluation of Memory Caches in MultiprocessorsProceedings of the 1993 International Conference on Parallel Processing - Volume 0110.1109/ICPP.1993.142(184-187)Online publication date: 16-Aug-1993
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecture
June 1983
424 pages
  • cover image ACM SIGARCH Computer Architecture News
    ACM SIGARCH Computer Architecture News  Volume 11, Issue 3
    June 1983
    413 pages
    ISSN:0163-5964
    DOI:10.1145/1067651
    Issue’s Table of Contents

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 1983

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)67
  • Downloads (Last 6 weeks)19
Reflects downloads up to 28 Sep 2024

Other Metrics

Citations

Cited By

View all
  • (2002)Shared cache architectures for decision support systemsPerformance Evaluation10.1016/S0166-5316(02)00135-949:1-4(283-298)Online publication date: 1-Sep-2002
  • (1994)Considerations for optoelectronic shared cache parallel computersFirst International Workshop on Massively Parallel Processing Using Optical Interconnections10.1109/MPPOI.1994.336621(241-251)Online publication date: 1994
  • (1993)Performance Evaluation of Memory Caches in MultiprocessorsProceedings of the 1993 International Conference on Parallel Processing - Volume 0110.1109/ICPP.1993.142(184-187)Online publication date: 16-Aug-1993
  • (1990)Key references in distributed computer systems 1959–1989Distributed Computer Systems10.1016/B978-0-408-02938-4.50016-4(193-295)Online publication date: 1990
  • (1984)Leistungsfähigkeit von Mehrprozessorsystemen mit iAPX 432-Prozessoren, Kreuzschienenverteiler und PufferspeichernArchitektur und Betrieb von Rechensystemen10.1007/978-3-642-69394-6_6(73-87)Online publication date: 1984

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media