Article

Analog circuit sizing based on formal methods using affine arithmetic

Authors:

Andreas Lemke,

Lars Hedrich,

Erich BarkeAuthors Info & Claims

ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Pages 486 - 489

https://doi.org/10.1145/774572.774643

Published: 10 November 2002 Publication History

Get Access

Abstract

We present a novel approach to optimization-based variation-tolerant analog circuit sizing. Using formal methods based on affine arithmetic, we calculate guaranteed bounds on the worst-case behavior and deterministically find the global optimum of the sizing problem by means of branch-and-bound optimization. To solve the nonlinear circuit equations with parameter variations, we define a novel affine-arithmetic Newton operator that gives a significant improvement in computational efficiency over an implementation using interval arithmetic. The calculation of guaranteed worst-case bounds and the global optimization are demonstrated by a prototype implementation.

References

[1]

L. H. de Figueiredo and J. Stolfi. Self-Validated Numerical Methods and Applications. Brazilian Mathematics Colloquium monographs. IMPA/CNPq, Rio de Janeiro, Brazil, 1997.

Google Scholar

[2]

N. Femia and G. Spagnuolo. True worst-case circuit tolerance analysis using genetic algorithms and affine arithmetic. IEEE Trans. on Circuits and Systems I, 47(9):1285--1296, Sept. 2000.

Crossref

Google Scholar

[3]

E. Hansen. Global optimization using interval analysis--the multi-dimensional case. Numerische Mathematik, 34(1):247--270, 1980.

Digital Library

Google Scholar

[4]

L. Hedrich and E. Barke. A formal approach to verfication of linear analog circuits with parameter tolerances. In DATE, pages 649--654, Feb. 1998.

Digital Library

Google Scholar

[5]

D. M. W. Leenaerts. Application of interval analysis for circuit design. IEEET Trans. on CAD, 37(6):803--807, June 1990.

Crossref

Google Scholar

[6]

R. E. Moore. Interval Analysis. Prentice-Hall, 1966.

Google Scholar

[7]

E. S. Ochotta, T. Mukherjee, R. A. Rutenbar, and L. R. Carley. Practical Synthesis of High-Performance Analog Circuits Kluwer, 1998.

Digital Library

Google Scholar

[8]

F. Romeo and A. F. Sangiovanni-Vincentelli. A theoretical framework for simulated annealing. Algorithmica, 6(3):302--345, 1991.

Digital Library

Google Scholar

[9]

S. Skelboe. Computation of rational interval functions. BIT, 14(1):87--95, 1974.

Crossref

Google Scholar

Cited By

View all

Vaccaro A(2023)ReferencesInterval Methods for Uncertain Power System Analysis10.1002/9781119855071.ref(112-118)Online publication date: 14-Jul-2023
https://doi.org/10.1002/9781119855071.ref
Lahiouel OZaki MTahar S(2015)Towards enhancing analog circuits sizing using SMT-based techniquesProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744919(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744919
Radojicic CGrimm CSchupfer FRathmair M(2013)Verification of mixed-signal systems with affine arithmetic assertionsVLSI Design10.1155/2013/2390642013(5-5)Online publication date: 1-Jan-2013
https://dl.acm.org/doi/10.1155/2013/239064
Show More Cited By

Index Terms

Analog circuit sizing based on formal methods using affine arithmetic

Recommendations

Formal Design of Arithmetic Circuits Based on Arithmetic Description Language

This paper presents a formal design of arithmetic circuits using an arithmetic description language called ARITH. The key idea in ARITH is to describe arithmetic algorithms directly with high-level mathematical objects (i.e., number representation ...
Evolutionary Synthesis of Arithmetic Circuit Structures

This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to arithmetic circuit synthesis. Key features of EGG are to employ a graph-based representation of ...
Evolutionary synthesis of arithmetic circuit structures
Artificial intelligence in logic design

This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to arithmetic circuit synthesis. Key features of EGG are to employ a graph-based representation of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

November 2002

793 pages

ISBN:0780376072

DOI:10.1145/774572

General Chair:
Lawrence T. Pileggi
Carnegie Mellon Univ., Pittsburgh, PA
,
Program Chair:
Andreas Kuehlmann
Cadence Berkeley Labs., Berkeley, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 November 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ICCAD02

Sponsor:

SIGDA
IEEE-CS\DATC

ICCAD02: 2002 IEEE / ACM International Conference on Computer Aided Design

November 10 - 14, 2002

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
304
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Vaccaro A(2023)ReferencesInterval Methods for Uncertain Power System Analysis10.1002/9781119855071.ref(112-118)Online publication date: 14-Jul-2023
https://doi.org/10.1002/9781119855071.ref
Lahiouel OZaki MTahar S(2015)Towards enhancing analog circuits sizing using SMT-based techniquesProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744919(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744919
Radojicic CGrimm CSchupfer FRathmair M(2013)Verification of mixed-signal systems with affine arithmetic assertionsVLSI Design10.1155/2013/2390642013(5-5)Online publication date: 1-Jan-2013
https://dl.acm.org/doi/10.1155/2013/239064
Singhee AFang CMa JRutenbar R(2008)Probabilistic Interval-Valued ComputationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.200614227:12(2317-2330)Online publication date: 1-Dec-2008
https://dl.acm.org/doi/10.1109/TCAD.2008.2006142
Singhee AFang CMa JRutenbar RSentovich E(2006)Probabilistic interval-valued computationProceedings of the 43rd annual Design Automation Conference10.1145/1146909.1146955(167-172)Online publication date: 24-Jul-2006
https://dl.acm.org/doi/10.1145/1146909.1146955
Wang WKreinovich VOrshansky MSentovich E(2006)Statistical timing based on incomplete probabilistic descriptions of parameter uncertaintyProceedings of the 43rd annual Design Automation Conference10.1145/1146909.1146954(161-166)Online publication date: 24-Jul-2006
https://dl.acm.org/doi/10.1145/1146909.1146954
Zaki MTahar SBois GQu GIsmail YNarayanan VZhou H(2006)A practical approach for monitoring analog circuitsProceedings of the 16th ACM Great Lakes symposium on VLSI10.1145/1127908.1127984(330-335)Online publication date: 30-Apr-2006
https://dl.acm.org/doi/10.1145/1127908.1127984
Grimm CHeupke WWaldschmidt K(2004)Refinement of Mixed-Signal Systems with Affine ArithmeticProceedings of the conference on Design, automation and test in Europe - Volume 110.5555/968878.969096Online publication date: 16-Feb-2004
https://dl.acm.org/doi/10.5555/968878.969096
Gupta SKrogh BRutenbar R(2004)Towards formal verification of analog designsProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382573(210-217)Online publication date: 7-Nov-2004
https://dl.acm.org/doi/10.1109/ICCAD.2004.1382573
Grimm CHeupke WWaldschmidt K(2004)Refinement of mixed-signals systems with affine arithmeticProceedings Design, Automation and Test in Europe Conference and Exhibition10.1109/DATE.2004.1268875(372-377)Online publication date: 2004
https://doi.org/10.1109/DATE.2004.1268875
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Formal Design of Arithmetic Circuits Based on Arithmetic Description Language

Evolutionary Synthesis of Arithmetic Circuit Structures

Evolutionary synthesis of arithmetic circuit structures