Article

Compiler-directed scratch pad memory hierarchy design and management

Authors:

M. Kandemir,

A. ChoudharyAuthors Info & Claims

DAC '02: Proceedings of the 39th annual Design Automation Conference

Pages 628 - 633

https://doi.org/10.1145/513918.514077

Published: 10 June 2002 Publication History

Get Access

Abstract

One of the primary challenges in embedded system design is designing the memory hierarchy and restructuring the application to take advantage of it. This task is particularly important for embedded image and video processing applications that make heavy use of large multi-dimensional arrays of signals and nested loops. In this paper, we show that a simple reuse vector/matrix abstraction can provide compiler with useful information in a concise form. Using this information, compiler can either adapt application to an existing memory hierarchy or can come up with a memory hierarchy. Our initial results indicate that the compiler is very successful in both optimizing code for a given memory hierarchy and designing a hierarchy with reasonable performance/size ratio.

References

[1]

S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng. The SUIF compiler for scalable parallel machines. In Proc. the Seventh SIAM Conference on Parallel Processing for Scientific Computing, February, 1995

Google Scholar

[2]

L. Benini, A. Macii, E. Macii, and M. Poncino. Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation. IEEE Design & Test of Computers, pages 74--85, April-June, 2000

Digital Library

Google Scholar

[3]

F. Catthoor, S. Wuytack, E. D. Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom memory management methodology -- exploration of memory organization for embedded multimedia system design. Kluwer Academic Publishers, June, 1998

Digital Library

Google Scholar

[4]

Dinero IV Trace-Driven Uniprocessor Cache Simulator. URL: http://www.cs.wisc.edu/~markhill/DineroIV/

Google Scholar

[5]

J. Eyre and J. Bier. DSP processors hit the mainstream. IEEE Computer Magazine, pp. 51--59, August 1998

Digital Library

Google Scholar

[6]

N. P. Jouppi and S. J. E. Wilton. An enhanced access and cycle time model for on-chip caches. Research Report 93/5, Compaq WRL, Palo Alto, CA, July 1994

Google Scholar

[7]

M. Kandemir, J. Ramanujam, M. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. Dynamic management of scratch-pad memory space. In Proc. the 38th Design Automation Conference, Las Vegas, NV, June 2001

Digital Library

Google Scholar

[8]

W. Li. Compiling for NUMA Parallel Machines. Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993

Digital Library

Google Scholar

[9]

P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient utilization of scratch pad-memory in embedded processor applications. In Proc. European Design and Test Conference, Paris, March 1997

Digital Library

Google Scholar

[10]

P. R. Panda, N. D. Dutt, and A. Nicolau. Architectural exploration and optimization of local memory in embedded systems. In Proc. ISSS'97, Antwerp, September 1997

Digital Library

Google Scholar

[11]

W-T. Shiue and C. Chakrabarti. Memory exploration for low power, embedded systems. In Proc. Design Automation Conference, New Orleans, Louisiana, 1999

Digital Library

Google Scholar

[12]

M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996

Digital Library

Google Scholar

Cited By

View all

Venkataramani VChan MMitra T(2019)Scratchpad-Memory Management for Multi-Threaded Applications on Many-Core ArchitecturesACM Transactions on Embedded Computing Systems10.1145/330130818:1(1-28)Online publication date: 5-Feb-2019
https://dl.acm.org/doi/10.1145/3301308
Yang JJiang HHu W(2017)A Methodology for the Optimization Of Multi-program Shared Scratchpad MemoryInternational Journal on Smart Sensing and Intelligent Systems10.21307/ijssis-2017-4234:1(1-20)Online publication date: 12-Dec-2017
https://doi.org/10.21307/ijssis-2017-423
Kim YBroman DShrivastava A(2017)WCET-Aware Function-Level Dynamic Code Management on Scratchpad MemoryACM Transactions on Embedded Computing Systems10.1145/306338316:4(1-26)Online publication date: 11-May-2017
https://dl.acm.org/doi/10.1145/3063383
Show More Cited By

Index Terms

Compiler-directed scratch pad memory hierarchy design and management
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory
2. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

Compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems

Scratch-pad memory (SPM), a small, fast, software-managed on-chip SRAM (Static Random Access Memory) is widely used in embedded systems. With the ever-widening performance gap between processors and main memory, it is very important to reduce the ...
Compiler-directed scratch pad memory optimization for embedded multiprocessors
Special section on the 2002 international symposium on low-power electronics and design (ISLPED)

This paper presents a compiler strategy to optimize data accesses in regular array-intensive applications running on embedded multiprocessor environments. Specifically, we propose an optimization algorithm that targets at reducing extra off-chip memory ...
3D DRAM and PCMs in Processor Memory Hierarchy
Proceedings of the 27th International Conference on Architecture of Computing Systems ARCS 2014 - Volume 8350

In this paper we describe and evaluate two possible architectures using 3D DRAMs and PCMs in the processor memory hierarchy. We explore using (a) 3D DRAM as main memory with PCM as backing store and (b) 3D DRAM as the Last Level Cache and PCM as the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '02: Proceedings of the 39th annual Design Automation Conference

June 2002

956 pages

ISBN:1581134614

DOI:10.1145/513918

General Chair:
Bryan Ackland
Agere Systems, Inc., Holmdel, NJ

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 June 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC02

Sponsor:

SIGDA

DAC02: 39th Design Automation Conference

June 10 - 14, 2002

Louisiana, New Orleans, USA

Acceptance Rates

DAC '02 Paper Acceptance Rate 147 of 491 submissions, 30%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

64
Total Citations
View Citations
59
Total Downloads

Downloads (Last 12 months)13
Downloads (Last 6 weeks)0

Reflects downloads up to 20 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Venkataramani VChan MMitra T(2019)Scratchpad-Memory Management for Multi-Threaded Applications on Many-Core ArchitecturesACM Transactions on Embedded Computing Systems10.1145/330130818:1(1-28)Online publication date: 5-Feb-2019
https://dl.acm.org/doi/10.1145/3301308
Yang JJiang HHu W(2017)A Methodology for the Optimization Of Multi-program Shared Scratchpad MemoryInternational Journal on Smart Sensing and Intelligent Systems10.21307/ijssis-2017-4234:1(1-20)Online publication date: 12-Dec-2017
https://doi.org/10.21307/ijssis-2017-423
Kim YBroman DShrivastava A(2017)WCET-Aware Function-Level Dynamic Code Management on Scratchpad MemoryACM Transactions on Embedded Computing Systems10.1145/306338316:4(1-26)Online publication date: 11-May-2017
https://dl.acm.org/doi/10.1145/3063383
Hu WGuo HGeng HZhang KLiu JLiu X(2017)A Novel Design of Software System on Chip for Embedded SystemJournal of Signal Processing Systems10.1007/s11265-015-1099-986:2-3(135-147)Online publication date: 1-Mar-2017
https://dl.acm.org/doi/10.1007/s11265-015-1099-9
Khaldi DChapman BFinkel H(2016)Towards automatic HBM allocation using LLVMProceedings of the Third Workshop on LLVM Compiler Infrastructure in HPC10.5555/3018869.3018871(12-20)Online publication date: 13-Nov-2016
https://dl.acm.org/doi/10.5555/3018869.3018871
Kim YCai JKim YLee KShrivastava ALiu F(2016)Splitting functions in code management on scratchpad memoriesProceedings of the 35th International Conference on Computer-Aided Design10.1145/2966986.2967075(1-8)Online publication date: 7-Nov-2016
https://dl.acm.org/doi/10.1145/2966986.2967075
Kafshdooz MEjlali A(2015)Dynamic Shared SPM Reuse for Real-Time Multicore Embedded SystemsACM Transactions on Architecture and Code Optimization10.1145/273805112:2(1-25)Online publication date: 11-May-2015
https://dl.acm.org/doi/10.1145/2738051
(2013)Compiler-directed memory hierarchy design for low-energy embedded systemsProceedings of the Eleventh ACM/IEEE International Conference on Formal Methods and Models for Codesign10.5555/3041405.3041497(147-156)Online publication date: 1-Oct-2013
https://dl.acm.org/doi/10.5555/3041405.3041497
Alias CDarte APlesco AMacii E(2013)Optimizing remote accesses for offloaded kernelsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485430(575-580)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485430
Lu JBai KShrivastava A(2013)SSDMProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488918(1-8)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488918
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems

Compiler-directed scratch pad memory optimization for embedded multiprocessors

3D DRAM and PCMs in Processor Memory Hierarchy