Article

Interconnect enhancements for a high-speed PLD architecture

Authors:

Michael Hutton,

Peter Kazarian,

Bruce Pedersen,

Jay Schleicher,

Sergey ShumarayevAuthors Info & Claims

FPGA '02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays

Pages 3 - 10

https://doi.org/10.1145/503048.503050

Published: 24 February 2002 Publication History

Abstract

As programmable logic grows more viable for implementing full design systems, performance has become a primary issue for programmable logic device architectures. This paper presents the high-level design of Dali, a PLD architecture specifically aimed at performance-driven applications. We will present significant portions of the background research that contributed to our architectural decisions, an overview of the core routing architecture and benchmarking experiments used to evaluate the prototype device.

References

[1]

E. Ahmed and J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA00), pp. 3-11.

Digital Library

[2]

Altera Corp. http://www.altera.com.

[3]

V. Betz and J. Rose, "Circuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect", in Proc. IEEE Custom Integrated Circuits Conference (CICC), 1999.

[4]

K. Chung and J. Rose, "TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA92), pp. 21-26, 1992.

Digital Library

[5]

J. Cong and Y-Y. Hwang, "Boolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation", Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA98), pp. 27-34, 1998.

Digital Library

[6]

S. Hauck, M. Hosler and T. Fry, "High Performance Carry Chains for FPGAs", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA98), pp. 223-233, 1998.

Digital Library

[7]

F. Heile and A. Leaver, "Hybrid Product Term and LUT-Based Architectures Using Embedded Memory Blocks", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA97), pp. 13-16, 1997.

Digital Library

[8]

F. Heile, A. Leaver and K. Veenstra, "Programmable Memory Blocks Supporting Content-Addressable Memory", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA00), pp. 13-21, 2000.

Digital Library

[9]

W-J. Huang, M. Hutton, V. Maruri, T. Ngai, R. Patel, B. Pedersen, J. Schleicher and S. Shumarayev, "PLD Routing Architecture with Both Fast and Regular Routing Resources", US Patent Application Pending.

[10]

M. Hutton, "Interconnect Prediction for Programmable Logic Devices", in Proc. ACM/SIGDA Int'l Workshop on Systemlevel Interconnect Prediction (SLIP01), pp. 125-131, 2001.

Digital Library

[11]

M. Hutton, K. Adibsamii and A. Leaver, "Timing-Driven Placement for Hierarchical Programmable Logic Devices", In Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA01), pp. 3-11, 2001.

Digital Library

[12]

S. Kaptanoglu, G. Bakker, A. Kundu and I. Corneillet, "A new high-density and very low cost reprogrammable FPGA architecture", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA99), pp. 3-12, 1999.

Digital Library

[13]

A. Marquardt, V. Betz and J. Rose. "Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA99), pp. 37-46, 1999.

Digital Library

[14]

T. Ngai, B. Pedersen, S. Shumarayev, J. Schleicher, W-J. Huang, M. Hutton, V. Maruri, R. Patel, P. Kazarian, A. Leaver, D. Mendel and J. Park. "Interconnection and Input/Output Resources for Programmable Logic Integrated Circuit Devices", US Patent Applicatoin Pending.

[15]

E. Ochotta, et. al. "A Novel Predictable Segmented FPGA Routing Architecture", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA98), pp. 3-11, 1998.

Digital Library

[16]

J. Park, B. Pedersen and W-J. Huang, "Carry-lookahead", US Patent Application Pending.

[17]

B. Pedersen and J. Park, "Dedicated Multiplier", US Patent Application Pending.

[18]

J. Rose, R.J. Francis, D. Lewis and P. Chow. "Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency," In. IEEE J. Solid-State Circuits, 1990.

[19]

J. Schleicher and M. Hutton. "Fast Cascade". US Patent Application Pending.

[20]

S. Trimberger, K. Duong and B. Conn. "Architecture Issues and Solutions for a High-Capacity FPGA", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA97), pp. 3-9, 1997.

Digital Library

[21]

K. Veenstra, B. Pedersen, J. Schleicher and CK Sung. "Optimizations for a Highly Cost Efficient Programmable Logic Architecture", in Proc. ACM/IEEE Int'l Conference on FPGAs (FPGA98), pp. 20-26, 1998.

Digital Library

[22]

Xilinx Corp. http://www.xilinx.com.

Cited By

Nikolić SNikolić S(2025)Fixed-Connectivity Pattern DesignModern Programmable Interconnect Design10.1007/978-3-031-80629-2_7(203-235)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_7
Nikolić SNikolić S(2025)Where Did the FPGAs Come from and Where Are They Headed?Modern Programmable Interconnect Design10.1007/978-3-031-80629-2_2(13-44)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_2
Nikolić SZgheib GIenne P(2022)Detailed Placement for Dedicated LUT-Level FPGA InterconnectACM Transactions on Reconfigurable Technology and Systems10.1145/350180215:4(1-33)Online publication date: 9-Dec-2022
https://dl.acm.org/doi/10.1145/3501802
Show More Cited By

Recommendations

A PLD Architecture for High Performance Computing
IWIA '08: Proceedings of the 2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems

In recent years, Field Programmable Gate Arrays (FPGAs) have been used for High Performance Computing (HPC). Because there is a significantly difference between configuration speed of FPGA and execution speed of Central Processing Unit (CPU), the ...
Enhancements in UltraScale CLB Architecture
FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Each generation of FPGA architecture benefits from optimizations around its technology node and target usage. In this paper, we discuss some of the changes made to the CLB for Xilinx's 20nm UltraScale product family. We motivate those changes and ...
High throughput architecture for packet classification using FPGA
ANCS '09: Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems

To avoid packet classification from being the performance bottleneck in network devices, one-chip solution hardware packet classifier based on HiCuts algorithm is designed and implemented in single chip of FPGA. The compact data structure and the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays

February 2002

257 pages

ISBN:1581134525

DOI:10.1145/503048

General Chair:
Martine Schlag,
Program Chair:
Steve Trimberger

Copyright © 2002 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 February 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

FPGA02

Sponsor:

SIGDA

FPGA02: ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 24 - 26, 2002

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
258
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)1

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Nikolić SNikolić S(2025)Fixed-Connectivity Pattern DesignModern Programmable Interconnect Design10.1007/978-3-031-80629-2_7(203-235)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_7
Nikolić SNikolić S(2025)Where Did the FPGAs Come from and Where Are They Headed?Modern Programmable Interconnect Design10.1007/978-3-031-80629-2_2(13-44)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_2
Nikolić SZgheib GIenne P(2022)Detailed Placement for Dedicated LUT-Level FPGA InterconnectACM Transactions on Reconfigurable Technology and Systems10.1145/350180215:4(1-33)Online publication date: 9-Dec-2022
https://dl.acm.org/doi/10.1145/3501802
Nikolić SZgheib GIenne PNeuendorffer SShannon L(2020)Straight to the PointProceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/3373087.3375315(150-160)Online publication date: 23-Feb-2020
https://dl.acm.org/doi/10.1145/3373087.3375315
Nikolic SZgheib GIenne P(2020)Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths2020 30th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL50879.2020.00035(153-161)Online publication date: Aug-2020
https://doi.org/10.1109/FPL50879.2020.00035
Gaillardon PO’Connor IClermidy FGaillardon PO’Connor IClermidy F(2012)Background and MotivationDisruptive Logic Architectures and Technologies10.1007/978-1-4614-3058-2_2(17-43)Online publication date: 24-Apr-2012
https://doi.org/10.1007/978-1-4614-3058-2_2
Kuon IRose J(2011)Exploring area and delay tradeoffs in FPGAs with architecture and automated transistor designIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.203131819:1(71-84)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.1109/TVLSI.2009.2031318
Teehan PLemieux GGreenstreet MChow PCheung P(2009)Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAsProceedings of the ACM/SIGDA international symposium on Field programmable gate arrays10.1145/1508128.1508136(43-52)Online publication date: 24-Feb-2009
https://dl.acm.org/doi/10.1145/1508128.1508136
Anderson JNajm F(2009)Low-power programmable FPGA routing circuitryIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.201744317:8(1048-1060)Online publication date: 1-Aug-2009
https://dl.acm.org/doi/10.1109/TVLSI.2009.2017443
Kuon IRose JHutton MChow P(2008)Area and delay trade-offs in the circuit and architecture design of FPGAsProceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays10.1145/1344671.1344695(149-158)Online publication date: 24-Feb-2008
https://dl.acm.org/doi/10.1145/1344671.1344695
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten