research-article

Comparative analysis of OpenCL and RTL for sort-merge primitives on FPGA

Authors:

Mehdi Moghaddamfar,

Christian Färber,

Wolfgang Lehner,

Norman MayAuthors Info & Claims

DaMoN '20: Proceedings of the 16th International Workshop on Data Management on New Hardware

Article No.: 11, Pages 1 - 7

https://doi.org/10.1145/3399666.3399897

Published: 14 June 2020 Publication History

Abstract

As a result of recent improvements in FPGA technology, their benefits for highly efficient data processing pipelines are becoming more and more apparent. However, traditional RTL methods for programming FPGAs require knowledge of digital design and hardware description languages. OpenCL^™ provides software developers with a C-based platform for implementing their applications without deep knowledge of digital design. In this paper, we conduct a comparative analysis of OpenCL and RTL-based implementations of a novel heapsort with merging sorted runs. In particular, we quantitatively compare their performance, FPGA resource utilization, and development effort. Our results show that while requiring comparable development effort, RTL implementations of critical primitives used in the algorithm achieve 4X better performance while using half as much the FPGA resources.

References

[1]

2008. Khronos Launches Heterogeneous Computing Initiative - The Khronos Group Inc. https://www.khronos.org/news/press/khronos_launches_heterogeneous_computing_initiative. (Accessed on 05/02/2020).

[2]

Abhinav Agarwal, Man Cheuk Ng, et al. 2010. A comparative evaluation of high-level hardware synthesis using reed-solomon decoder. IEEE Embedded Systems Letters 2, 3 (2010), 72--76.

Digital Library

[3]

Oriol Arcas-Abella, Geoffrey Ndu, Nehir Sonmez, Mohsen Ghasempour, Adria Armejach, Javier Navaridas, Wei Song, John Mawer, Adrián Cristal, and Mikel Luján. 2014. An empirical evaluation of high-level synthesis languages and tools for database acceleration. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--8.

[4]

Jared Casper and Kunle Olukotun. 2014. Hardware Acceleration of Database Operations. In Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Monterey, California, USA) (FPGA '14). Association for Computing Machinery, New York, NY, USA, 151--160.

Digital Library

[5]

Alexandre Cornu, Steven Derrien, and Dominique Lavenier. 2011. HLS Tools for FPGA: Faster Development with Better Performance. In Reconfigurable Computing: Architectures, Tools and Applications, Andreas Koch, Ram Krishnamurthy, John McAllister, Roger Woods, and Tarek El-Ghazawi (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 67--78.

[6]

Intel Corporation. 2013. Implementing FPGA Design with the OpenCL Standard. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01173-opencl.pdf. (Accessed on 02/28/2020).

[7]

Intel Corporation. 2018. How do I interpret the Logic Utilization number reported in the Quartus II Fitter report? https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd05172012_146.html. (Accessed on 02/23/2020).

[8]

Intel Corporation. 2019. Intel FPGA Programmable Acceleration Card D5005 Data Sheet. https://www.intel.com/content/www/us/en/programmable/documentation/cvl1520030638800.html. (Accessed on 02/22/2020).

[9]

Intel Corporation. 2019. Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/aocl_programming_guide.pdf. (Accessed on 02/23/2020).

[10]

Christian Faerber. 2017. Acceleration of Cherenkov angle reconstruction with the new Intel Xeon/FPGA compute platform for the particle identification in the LHCb Upgrade. Journal of Physics: Conference Series 898 (10 2017), 032044.

[11]

Omar Hammami, Zhoukun Wang, Virginie Fresse, and Dominique Houzet. 2008. A case study: quantitative evaluation of C-based high-level synthesis systems. EURASIP Journal on Embedded Systems 2008 (2008), 1--13.

[12]

Kenneth Hill, Stefan Craciun, Alan George, and Herman Lam. 2015. Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA. 189--193.

[13]

The Khronos Group Inc. [n.d.]. OpenCL Overview. https://www.khronos.org/opencl/. (Accessed on 02/28/2020).

[14]

Yufei Ma, Naveen Suda, Yu Cao, Jae-sun Seo, and Sarma Vrudhula. 2016. Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. 1--8.

[15]

Lance Brown Manish Deo, Jeffrey Schulz. 2019. Intel® Stratix® 10 MX Devices with Samsung^* HBM2 Solve the Memory Bandwidth Challenge. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01264-stratix10mx-devices-solve-memory-bandwidth-challenge.pdf. (Accessed on 02/17/2020).

[16]

Anthony Torza Mike Wissolik, Darren Zacher and Brandon Day. 2019. Virtex UltraScale+ HBM FPGA: A Revolutionary Increase in Memory Performance (WP485). https://www.xilinx.com/support/documentation/white_papers/wp485-hbm.pdf. (Accessed on 02/17/2020).

[17]

Razvan Nane, Vlad-Mihai Sima, Christian Pilato, Jongsok Choi, Blair Fort, Andrew Canis, Yu Ting Chen, Hsuan Hsiao, Stephen Brown, Fabrizio Ferrandi, et al. 2015. A survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35, 10 (2015), 1591--1604.

Digital Library

[18]

Bharat Sukhwani, Mathew Thoennes, Hong Min, Parijat Dube, Bernard Brezzo, Sameh Asaad, and Donna Dillenberger. 2013. Large Payload Streaming Database Sort and Projection on FPGAs. Proceedings - Symposium on Computer Architecture and High Performance Computing, 25--32.

Digital Library

[19]

Jens Teubner, Rene Muller, and Gustavo Alonso. 2011. Frequent Item Computation on a Chip. Knowledge and Data Engineering, IEEE Transactions on 23 (09 2011), 1169 -- 1181.

Digital Library

[20]

Jens Teubner and Louis Woods. 2013. Data Processing on FPGAs. In Data Processing on FPGAs.

[21]

Stephen M. Steve Trimberger. 2018. Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation. IEEE Solid-State Circuits Magazine 10, 2 (Spring 2018), 16--29.

[22]

Takanori Ueda, Megumi Ito, and Moriyoshi Ohara. 2015. A dynamically reconfigurable equi-joiner on FPGA. IBM Tehnical Report RT0969 (2015).

[23]

Ze-ke Wang, Johns Paul, Hui Cheah, Bingsheng He, and Wei Zhang. 2016. Relational query processing on OpenCL-based FPGAs. 1--10.

[24]

Wojciech M. Zabolotny. 2011. Dual port memory based Heapsort implementation for FPGA. In Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (WILGA).

Cited By

Ruiz-Rohena KRodriguez-Martínez M(2024)ArcaDB: A Disaggregated Query Engine for Heterogenous Computational Environments2024 IEEE 17th International Conference on Cloud Computing (CLOUD)10.1109/CLOUD62652.2024.00015(42-53)Online publication date: 7-Jul-2024
https://doi.org/10.1109/CLOUD62652.2024.00015
Moghaddamfar MFärber CLehner WKumar A(2023)KeRRaS: Sort-Based Database Query Processing on Wide Tables Using FPGAsProceedings of the 19th International Workshop on Data Management on New Hardware10.1145/3592980.3595300(1-9)Online publication date: 18-Jun-2023
https://dl.acm.org/doi/10.1145/3592980.3595300
Subramanian HGurumurthy BDurand GBroneske DSaake G(2023)Out-of-the-box library support for DBMS operations on GPUsDistributed and Parallel Databases10.1007/s10619-023-07431-341:3(489-509)Online publication date: 10-May-2023
https://doi.org/10.1007/s10619-023-07431-3
Show More Cited By

Recommendations

Nuclear Reactor Simulations on OpenCL FPGA Platform
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Field-programmable gate arrays (FPGAs) are becoming a promising choice as a heterogeneous computing component for scientific computing when floating-point optimized architectures are added to the current FPGAs. The maturing high-level synthesis (HLS) ...
Base64 Encoding on OpenCL FPGA Platform
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Base64 encoding has many applications on the Web. Previous studies are focused on improving the efficiency of Base64 encoding on central processing units (CPUs). As field-programmable gate arrays (FPGAs) are becoming promising heterogeneous computing ...
Nuclear Reactor Simulation on OpenCL FPGA: a Case Study of RSBench
IWOCL '18: Proceedings of the International Workshop on OpenCL

Field-programmable gate arrays (FPGAs) are becoming a promising choice as a heterogeneous computing component for scientific computing when floating-point optimized architectures are added to the current FPGAs. The emerging high-level synthesis tools ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DaMoN '20: Proceedings of the 16th International Workshop on Data Management on New Hardware

June 2020

127 pages

ISBN:9781450380249

DOI:10.1145/3399666

Conference Chairs:
Danica Porobic
Oracle
,
Thomas Neumann
Technische Universität München

Copyright © 2020 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGMOD: ACM Special Interest Group on Management of Data

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 June 2020

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SIGMOD/PODS '20

Sponsor:

SIGMOD

SIGMOD/PODS '20: International Conference on Management of Data

June 15, 2020

Oregon, Portland

Acceptance Rates

DaMoN '20 Paper Acceptance Rate 18 of 22 submissions, 82%;

Overall Acceptance Rate 94 of 127 submissions, 74%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
173
Total Downloads

Downloads (Last 12 months)14
Downloads (Last 6 weeks)1

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ruiz-Rohena KRodriguez-Martínez M(2024)ArcaDB: A Disaggregated Query Engine for Heterogenous Computational Environments2024 IEEE 17th International Conference on Cloud Computing (CLOUD)10.1109/CLOUD62652.2024.00015(42-53)Online publication date: 7-Jul-2024
https://doi.org/10.1109/CLOUD62652.2024.00015
Moghaddamfar MFärber CLehner WKumar A(2023)KeRRaS: Sort-Based Database Query Processing on Wide Tables Using FPGAsProceedings of the 19th International Workshop on Data Management on New Hardware10.1145/3592980.3595300(1-9)Online publication date: 18-Jun-2023
https://dl.acm.org/doi/10.1145/3592980.3595300
Subramanian HGurumurthy BDurand GBroneske DSaake G(2023)Out-of-the-box library support for DBMS operations on GPUsDistributed and Parallel Databases10.1007/s10619-023-07431-341:3(489-509)Online publication date: 10-May-2023
https://doi.org/10.1007/s10619-023-07431-3
Kobayashi RMiura KFujita NBoku TAmagasa T(2022)An Open-source FPGA Library for Data SortingJournal of Information Processing10.2197/ipsjjip.30.76630(766-777)Online publication date: 2022
https://doi.org/10.2197/ipsjjip.30.766
Salamat SZhang HKi YRosing T(2022)NASCENT2: Generic Near-Storage Sort Accelerator for Data Analytics on SmartSSDACM Transactions on Reconfigurable Technology and Systems10.1145/347276915:2(1-29)Online publication date: 30-Jun-2022
https://dl.acm.org/doi/10.1145/3472769
Subramanian HGurumurthy BDurand GBroneske DSaake G(2021)Analysis of GPU-Libraries for Rapid Prototyping Database Operations : A look into library support for database operations2021 IEEE 37th International Conference on Data Engineering Workshops (ICDEW)10.1109/ICDEW53142.2021.00014(36-41)Online publication date: Apr-2021
https://doi.org/10.1109/ICDEW53142.2021.00014

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents