Cited By
View all- Yang GLei JFang ZZhang JZhang JXie WLi Y(2024)SA4: A Comprehensive Analysis and Optimization of Systolic Array Architecture for 4-bit Convolutions2024 34th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL64840.2024.00036(204-212)Online publication date: 2-Sep-2024
- Bai YSohrabizadeh AQin ZHu ZSun YCong JOh ANaumann TGloberson ASaenko KHardt MLevine S(2023)Towards a comprehensive benchmark for high-level synthesis targeted to FPGAsProceedings of the 37th International Conference on Neural Information Processing Systems10.5555/3666122.3668084(45288-45299)Online publication date: 10-Dec-2023
- Guo LChi YLau JSong LTian XKhatti MQiao WWang JUstun EFang ZZhang ZCong J(2023)TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical DesignACM Transactions on Reconfigurable Technology and Systems10.1145/360933516:4(1-31)Online publication date: 18-Sep-2023
- Show More Cited By