Article

Free access

Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model

Authors:

Kyoungseok Rha,

Kiyoung ChoiAuthors Info & Claims

CODES '00: Proceedings of the eighth international workshop on Hardware/software codesign

Pages 77 - 81

https://doi.org/10.1145/334012.334027

Published: 01 May 2000 Publication History

Abstract

In estimating the performance of multiple-cache IP-based systems, we face a problem of interdependency between cache configuration and system behavior. In this paper, we investigate the effects of the interdependency on system performance in a case study. We present a method that gives fast and accurate estimation of system performance by simulating IP cores at the behavioral level with annotated delays and by simulating the multiple-cache communication architecture with an extended shared memory model. Experiments show the effectiveness of the proposed method.

References

[1]

K. Lahiri, A. Raghunathan, and S. Dey, "fast Performance Analysis of Bus- Based System-On-Chip Communication Architectures", P~wc. Int. Conf. on Computer Aided Design, Nov. 1999.

Digital Library

[2]

K. Lahiri, A. Raghunathan, and S. Dey, "Performance Analysis of Systems with Multi-Channel Communication Architectures", P~wc. Int'l Conf. on VLSI Design, Jan. 2000.

Digital Library

[3]

K. Lahiri, A. Raghunathan, G. Lakshminarayana, and S. Dey, "Communication Architecture Tuners: A Methodology for the Design of High-Pertbrmance Communication Architectures for System-on-Chips", P~vc. Design Automation Conf., June 2000.

Digital Library

[4]

M.D. Hill and A. J. Smith, "Evaluating Associativity in CPU Caches", IEEE Transactions on Computers, pp. 1612-1630, Dec. 1989.

Digital Library

[5]

W. Wang and J. Baer, "Efficient Trace-driven Simulation Methods for Cache Performance Analysis", P~vc. 1990 ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, pp. 27-36, May 1990.

Digital Library

[6]

A.J. Smith, "Two Methods for the Efficient Analysis of Memory Address Trace Data", IEEE Transactions on Software Engineering, pp. 94-101, Jan. 1977.

Digital Library

[7]

A. Agarwal and M. Huffman, "Blocking: Exploiting Spatial Locality for Trace Compaction", P~vc. 1990 ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, pp. 48-57, May 1990.

Digital Library

[8]

Qualcomm, Inc., "CDMA System Engineering Training Handbook", 1993.

[9]

S. Yoo, J. Lee, J. Jung, K. Rha, Y. Cho, and K. Choi, "fast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study", Plvc. the 6th Conference of Asia Pacific Chip Design Languages, pp. 61-66, Oct. 1999.

[10]

Y. Li and J. Henkel, "A framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems", P~vc. Design Automation Conf., pp. 188-193, June 1998.

Digital Library

[11]

M. Lajolo, L. Lavagno, and A. Sangiovanni-Vincentelli, "fast Instruction Cache Simulation Strategies in a Hardware/Software Co-Design Environment", P~wc. Asia South Pacific Design Automation Conference, Jan. 1999.

[12]

Z. Wu and W. Wolf, "Iterative Cache Simulation of Embedded CPUs with Trace Stripping", P~vc. Int. Workshop on Hardware-Software Codesign, pp. 95-99, May 1999.

Digital Library

[13]

T.D. Givargis, F. Vahid, and J. Henkel, "Interface and Cache Power Exploration for Core-Based Embedded System Design", P~vc. Int. Conf. on Computer Aided Design, Nov. 1999.

Digital Library

[14]

R.L. Lysecky, F. Vahid, T. D. Givargis, and R. Patel, "Pre-fetching for Improved Core Interfacing", P~vc. Int. Symposium on System Synthesis, Nov. 1999.

Digital Library

[15]

M. Lajolo, A. Raghunathan, S. Dey, and L. Lavagno, "Efficient Power Co- Estimation Techniques for System-on-chip Design", P~wc. Design Automation and Test in Emwpe, Mar. 2000.

Digital Library

[16]

M. Lajolo, A. Raghunathan, S. Dey, L. Lavagno, and A. Sangiovanni- Vincentelli, "Modeling Shared Memory Access Effects during Performance Analysis of HW/SW Systems", P~vc. Int. Workshop on Hardware-Software Codesign, Mar. 1998.

Digital Library

[17]

B. Catanzaro, Multiplvcessor System Alrhitecture, A Technical Survey of Multiplwcessor/Multithreaded Systems using SPARC, Multi-level Bus Alrhitectures and solaris (SunOS), Sun Microsystems, 1994.

[18]

TIA/EIA-95A, "Mobile Station-Base Station Compatibility Standard for Dual- Mode Wideband Spread Spectrum Cellular Systems", 1995.

[19]

Synopsys, Inc., "SystemC Reference Manual, Release 0.9", available at http://www, systemc.org/.

Cited By

Guironnet De Massas PPétrot F(2018)Evaluation of the implementation cost of cache coherence protocols using omniscient actionsDesign Automation for Embedded Systems10.1007/s10617-010-9050-614:1(21-42)Online publication date: 19-Dec-2018
https://dl.acm.org/doi/10.1007/s10617-010-9050-6

Index Terms

Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model
1. Hardware
  1. Hardware validation
  2. Integrated circuits
    1. Interconnect

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES '00: Proceedings of the eighth international workshop on Hardware/software codesign

May 2000

167 pages

ISBN:1581132689

DOI:10.1145/334012

Chairmen:
Frank Vahid
Univ. of California, Riverside
,
Jan Madsen
Technical Univ. of Denmark, Lyngby, Denmark

Copyright © 2000 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Computer Conservation Society: Computer Conservation Society
IFIP WG 10.5: IFIP WG 10.5
SIGDA: ACM Special Interest Group on Design Automation
SIGSOFT: ACM Special Interest Group on Software Engineering

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

CODES00

Sponsor:

Computer Conservation Society
IFIP WG 10.5
SIGDA
SIGSOFT

CODES00: 8th International Workshop on Hardware/Software Codesign

California, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
267
Total Downloads

Downloads (Last 12 months)39
Downloads (Last 6 weeks)8

Reflects downloads up to 16 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Guironnet De Massas PPétrot F(2018)Evaluation of the implementation cost of cache coherence protocols using omniscient actionsDesign Automation for Embedded Systems10.1007/s10617-010-9050-614:1(21-42)Online publication date: 19-Dec-2018
https://dl.acm.org/doi/10.1007/s10617-010-9050-6

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten