research-article

SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing

Authors:

Andrea Bocco,

Yves Durand,

Florent De DinechinAuthors Info & Claims

CoNGA'19: Proceedings of the Conference for Next Generation Arithmetic 2019

Article No.: 1, Pages 1 - 8

https://doi.org/10.1145/3316279.3316280

Published: 13 March 2019 Publication History

Get Access

Abstract

This paper proposes an innovative Floating Point (FP) architecture for Variable Precision (VP) computation suitable for high precision FP computing, based on a refined version of the UNUM type I format. This architecture supports VP FP intervals where each interval endpoint can have up to 512 bits of mantissa. The proposed hardware architecture is pipelined and has an internal word-size of 64 bits. Computations on longer mantissas are performed iteratively on the existing hardware. The prototype is integrated in a RISC-V environment, it is exposed to the user through an instruction set extension. The paper we provide an example of software usage. The system has been prototyped on a FPGA (Field-Programmable Gate Array) platform and also synthesized for a 28nm FDSOI process technology. The respective working frequency of FPGA and ASIC implementations are 50MHz and 600MHz. The estimated chip area is 1.5mm2 and the estimated power consumption is 95mW. The flops performance of this architecture remains within the range of a regular fixed-precision IEEE FPU while enabling arbitrary precision computation at reasonable cost.

References

[1]

A. Bocco, Y. Durand, and F. de Dinechin. 2017. Hardware support for UNUM floating point arithmetic. In Ph.D. Research in Microelectronics and Electronics. 93--96.

Google Scholar

[2]

Cohen, Hull, and Hamacher. 1983. CADAC: A Controlled-Precision Decimal Arithmetic Unit. IEEE Trans. Comput. C-32, 4 (April 1983), 370--377.

Digital Library

Google Scholar

[3]

Asanović Krste et al. 2016. The Rocket Chip Generator. Technical Report UCB/EECS-2016-17. EECS Department, University of California, Berkeley. http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html

Google Scholar

[4]

Laurent Fousse, Guillaume Hanrot, Vincent Lefèvre, Patrick Pélissier, and Paul Zimmermann. 2007. MPFR: A Multiple-precision Binary Floating-point Library with Correct Rounding. ACM Trans. Math. Softw. 33, 2, Article 13 (June 2007).

Digital Library

Google Scholar

[5]

F. Glaser, S. Mach, A. Rahimi, F. K. Gürkaynak, Q. Huang, and L. Benini. 2018. An 826 MOPS, 210uW/MHz Unum ALU in 65 nm. In International Symposium on Circuits and Systems. 1--5.

Google Scholar

[6]

Torbjörn Granlund and the GMP development team. 2012. GNU MP: The GNU Multiple Precision Arithmetic Library. https://gmplib.org/ Version 5.0.5.

Google Scholar

[7]

John L. Gustafson. 2015. The End of Error: Unum Computing. Chapman and Hall/CRC.

Google Scholar

[8]

J. Hou, Y. Zhu, Y. Shen, M. Li, H. Wu, and H. Song. 2017. Tackling Gaps in Floating-Point Arithmetic: Unum Arithmetic Implementation on FPGA. In High Performance Computing and Communications. 615--616.

Google Scholar

[9]

T. E. Hull, M. S. Cohen, and C. B. Hall. 1991. Specifications for a variable-precision arithmetic coprocessor. In Proceedings 10th IEEE Symposium on Computer Arithmetic. 127--131.

Google Scholar

[10]

IEEE754-2008 2008. IEEE Standard for Floating-Point Arithmetic. IEEE 754--2008, also ISO/IEC/IEEE 60559:2011.

Google Scholar

[11]

Ulirich Kulisch. 2013. Computer arithmetic and validity: Theory, implementation, and applications, 2nd edition. De Gruyter.

Google Scholar

[12]

Anuj Rao. {n. d.}. The RoCC Doc V2: An Introduction to the Rocket Custom Coprocessor Interface. ({n. d.}). https://docs.google.com/document/d/1CH2ep4YcL_ojsa3BVHEW-uwcKh1FlFTjH_kg5v8bxVw

Google Scholar

[13]

M. J. Schulte and E. E. Swartzlander. 2000. A family of variable-precision interval arithmetic processors. IEEE Trans. Comput. 49, 5 (May 2000), 387--397.

Digital Library

Google Scholar

Cited By

View all

Hoffmann ADurand YFereyre J(2024)Accelerating Spectral Elements Method with Extended Precision: A Case StudyInternational Journal of Applied Physics and Mathematics10.17706/ijapm.2024.14.2.45-5814:2(45-58)Online publication date: 2024
https://doi.org/10.17706/ijapm.2024.14.2.45-58
Li JDeng Y(2024)SPADIX: A Highly Efficient Accelerator for Solving 3-D Partial Differential EquationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.338261443:9(2797-2809)Online publication date: Sep-2024
https://doi.org/10.1109/TCAD.2024.3382614
Guthmuller EFuguet CBocco AFereyre JAlidori RTahir IDurand Y(2024)Xvpfloat: RISC-V ISA Extension for Variable Extended Precision Floating Point ComputationIEEE Transactions on Computers10.1109/TC.2024.338396473:7(1683-1697)Online publication date: 2-Apr-2024
https://dl.acm.org/doi/10.1109/TC.2024.3383964
Show More Cited By

Index Terms

SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing

Recommendations

Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applications

This paper describes an open-source and highly scalable floating-point unit (FPU) for embedded systems. Our FPU is fast and efficient, due to the high parallelism of its architecture: the functional units inside the datapath can operate in parallel and ...
Flexible multi-mode embedded floating-point unit for field programmable gate arrays
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Performance of Field Programmable Gate Arrays (FPGAs) used for floating-point applications is poor due to the complexity of floating-point arithmetic. Implementing floating-point units on FPGAs consume a large amount of resources. This makes FPGAs less ...
Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA
SBCCI '08: Proceedings of the 21st annual symposium on Integrated circuits and system design

Recently, the manufactures of supercomputers have made use of FPGAs to accelerate scientific applications [16][17]. Traditionally, the FPGAs were used only on non-scientific applications. The main reasons for this fact are: the floating-point ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

CoNGA'19: Proceedings of the Conference for Next Generation Arithmetic 2019

March 2019

66 pages

ISBN:9781450371391

DOI:10.1145/3316279

General Chair:
John Gustafson
A*CRC, A*STAR Singapore, National University of Singapore
,
Program Chair:
Vassil Dimitrov
University of Calgary

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 March 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

CoNGA'19

CoNGA'19: Conference for Next Generation Arithmetic 2019

March 13 - 14, 2019

Singapore, Singapore

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
257
Total Downloads

Downloads (Last 12 months)31
Downloads (Last 6 weeks)4

Reflects downloads up to 20 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hoffmann ADurand YFereyre J(2024)Accelerating Spectral Elements Method with Extended Precision: A Case StudyInternational Journal of Applied Physics and Mathematics10.17706/ijapm.2024.14.2.45-5814:2(45-58)Online publication date: 2024
https://doi.org/10.17706/ijapm.2024.14.2.45-58
Li JDeng Y(2024)SPADIX: A Highly Efficient Accelerator for Solving 3-D Partial Differential EquationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.338261443:9(2797-2809)Online publication date: Sep-2024
https://doi.org/10.1109/TCAD.2024.3382614
Guthmuller EFuguet CBocco AFereyre JAlidori RTahir IDurand Y(2024)Xvpfloat: RISC-V ISA Extension for Variable Extended Precision Floating Point ComputationIEEE Transactions on Computers10.1109/TC.2024.338396473:7(1683-1697)Online publication date: 2-Apr-2024
https://dl.acm.org/doi/10.1109/TC.2024.3383964
Fuguet CGuthmuller EBocco AFereyre JEvans ADurand Y(2024)A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)10.1109/DCIS62603.2024.10769136(1-6)Online publication date: 13-Nov-2024
https://doi.org/10.1109/DCIS62603.2024.10769136
Borah ASaju LP A(2024)Implementation of Neural Network using Posit Arithmetic Circuits2023 4th International Conference on Intelligent Technologies (CONIT)10.1109/CONIT61985.2024.10627298(1-5)Online publication date: 21-Jun-2024
https://doi.org/10.1109/CONIT61985.2024.10627298
Montagna FMach SBenatti SGarofalo AOttavi GBenini LRossi DTagliavini G(2022)A Low-Power Transprecision Floating-Point Cluster for Efficient Near-Sensor Data AnalyticsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.310176433:5(1038-1053)Online publication date: 1-May-2022
https://doi.org/10.1109/TPDS.2021.3101764
Hao YZhao YLiu CDu ZCheng SLi XHu XGuo QXu ZChen T(2022)Cambricon-P: A Bitflow Architecture for Arbitrary Precision Computing2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO56248.2022.00016(57-72)Online publication date: Oct-2022
https://doi.org/10.1109/MICRO56248.2022.00016
Durand YGuthmuller EFuguet CFereyre JBocco AAlidori R(2022)Accelerating Variants of the Conjugate Gradient with the Variable Precision Processor2022 IEEE 29th Symposium on Computer Arithmetic (ARITH)10.1109/ARITH54963.2022.00017(51-57)Online publication date: Sep-2022
https://doi.org/10.1109/ARITH54963.2022.00017
Zoni DGalimberti A(2022)Cost-effective fixed-point hardware support for RISC-V embedded systemsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2022.102476126:COnline publication date: 23-May-2022
https://dl.acm.org/doi/10.1016/j.sysarc.2022.102476
Bärthel MHülsmeier NRust JPaul S(2022)On the Implementation of Edge Detection Algorithms with SORN ArithmeticNext Generation Arithmetic10.1007/978-3-031-09779-9_1(1-13)Online publication date: 14-Jul-2022
https://doi.org/10.1007/978-3-031-09779-9_1
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applications

Flexible multi-mode embedded floating-point unit for field programmable gate arrays

Implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in FPGA